数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F098CC 数据表(PDF) 84 Page - STMicroelectronics

部件名 STM32F098CC
功能描述  Reset and power management
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F098CC 数据表(HTML) 84 Page - STMicroelectronics

Back Button STM32F098CC Datasheet HTML 80Page - STMicroelectronics STM32F098CC Datasheet HTML 81Page - STMicroelectronics STM32F098CC Datasheet HTML 82Page - STMicroelectronics STM32F098CC Datasheet HTML 83Page - STMicroelectronics STM32F098CC Datasheet HTML 84Page - STMicroelectronics STM32F098CC Datasheet HTML 85Page - STMicroelectronics STM32F098CC Datasheet HTML 86Page - STMicroelectronics STM32F098CC Datasheet HTML 87Page - STMicroelectronics STM32F098CC Datasheet HTML 88Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 128 page
background image
Electrical characteristics
STM32F098CC STM32F098RC STM32F098VC
84/128
DocID026967 Rev 4
Figure 25. Recommended NRST pin protection
1. The external capacitor protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 53: NRST pin characteristics
. Otherwise the reset will not be taken into account by the device.
NPOR pin characteristics
The NPOR pin input driver uses the CMOS technology. It is connected to a permanent pull-
up resistor to the VDDA, RPU.
Unless otherwise specified, the parameters given in Table 54 below are derived from tests
performed under ambient temperature and supply voltage conditions summarized in
Table 23: General operating conditions
.
Table 53. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST) NRST input low level voltage
-
-
-
0.3 VDD+0.07(1)
V
VIH(NRST) NRST input high level voltage
-
0.445 VDD+0.398(1)
--
Vhys(NRST)
NRST Schmitt trigger voltage
hysteresis
--
200
-
mV
RPU
Weak pull-up equivalent
resistor(2)
VIN = VSS
25
40
55
kΩ
VF(NRST) NRST input filtered pulse
-
-
-
100(1)
ns
VNF(NRST) NRST input not filtered pulse
-
700(1)
--
ns
1. Data based on design simulation only. Not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance is minimal (~10% order).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com