STM32F098CC datasheet(13/128 Pages) STMICROELECTRONICS

13 / 128 page

DocID026967 Rev 4

13/128

STM32F098CC STM32F098RC STM32F098VC

Functional overview

Figure 1

shows the general block diagram of the STM32F098CC/RC/VC devices.

3.1

ARM®-Cortex®-M0 core

The ARM® Cortex®-M0 is a generation of ARM 32-bit RISC processors for embedded

systems. It has been developed to provide a low-cost platform that meets the needs of MCU

implementation, with a reduced pin count and low-power consumption, while delivering

outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M0 processors feature exceptional code-efficiency, delivering the high

performance expected from an ARM core, with memory sizes usually associated with 8- and

16-bit devices.

The STM32F098CC/RC/VC devices embed ARM core and are compatible with all ARM

tools and software.

3.2

Memories

The device has the following features:

•

32 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait

states and featuring embedded parity checking with exception generation for fail-critical

applications.

•

The non-volatile memory is divided into two arrays:

–

256 Kbytes of embedded Flash memory for programs and data

–

Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or

readout-protect the whole memory with the following options:

–

Level 0: no readout protection

–

Level 1: memory readout protection, the Flash memory cannot be read from or

written to if either debug features are connected or boot in RAM is selected

–

Level 2: chip readout protection, debug features (Cortex®-M0 serial wire) and

boot in RAM selection disabled

3.3

Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot

options:

•

boot from User Flash memory

•

boot from System Memory

•

boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot

selector option bits. The boot loader is located in System Memory. It is used to reprogram

the Flash memory by using USART on pins PA14/PA15 or PA9/PA10 or I2C on pins

PB6/PB7.

STM32F098CC 数据表(PDF) 13 Page - STMicroelectronics

STM32F098CC 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载