L9658 datasheet(33/64 Pages) STMICROELECTRONICS

33 / 64 page

L9658

Functional description

Doc ID 14219 Rev 3

33/64

4.11.2

Deployment driver register mode

Odd parity check includes all 16 bits. “Don’t care” bit is included in the parity check as well.

When bit D12 is set to ‘0,’ device ignores bit D11 through bit D0. This is a read request. In

the next valid CS_D, a register mode response will contain the pulse stretch timer register.

If bit D12 is set to ‘1,’ bit D11 determines whether the message is intended to program the

duration of the pulse stretch timer or to address the soft reset sequence.

When bit D11 is set to ‘0,’ device ignores bit D7 through bit D0. When bit D11 is set to ‘1,’ bit

D9 and bit D8 will be ignored.

Bit D10 is used to select between two deployment conditions. When bit D10 is set to 0,

deployment events on all channels shall have the deployment current of IDEPL_12A and the

deployment period of tDEPL_2ms. When bit D10 is set to 1, deployment events on all channels

shall have the deployment current of IDEPL_175A and the deployment period of tDEPL_1ms. The

default state of this bit shall be %0.

Table 16.

MOSI register mode message definition

Bit

State

Description

D15

Mode bits

D14

D13

Odd parity

D12

Read (default)

1Write

D11

Pulse Stretch Timer Period

Soft Reset Sequence

D10

Deployment Condition: IDEPLOY_12A and

tDEPLOY_2ms

Deployment Condition: IDEPLOY_175A and

tDEPLOY_1ms

Bit

State

Description

Pulse Stretch timer (see table 17)

Soft Reset Sequence

L9658 数据表(PDF) 33 Page - STMicroelectronics

L9658 数据表(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载