AT89C51AC3-RDTIM datasheet(92/141 Pages) ATMEL

92 / 141 page

AT89C51AC3

4383A–8051–10/04

Reset Value = 0001 0100b

Not bit addressable

Serial Peripheral Status Register

and Control (SPSCR)

The Serial Peripheral Status Register contains flags to signal the following conditions:

•

Data transfer complete

•

Write collision

•

Inconsistent logic level on SS pin (mode fault error)

Table 49. SPSCR Register

SPSCR - Serial Peripheral Status and Control register (0D5H)

3CPOL

Clock Polarity

Cleared to have the SCK set to ’0’ in idle state.

Set to have the SCK set to ’1’ in idle state.

2CPHA

Clock Phase

Cleared to have the data sampled when the SCK leaves the idle

state (see CPOL).

Set to have the data sampled when the SCK returns to idle state (see

CPOL).

SPR1

SPR2

SPR1

SPR0 Serial Peripheral Rate

Invalid

FCLK PERIPH /4

FCLK PERIPH /8

FCLK PERIPH /16

FCLK PERIPH /32

FCLK PERIPH /64

FCLK PERIPH /128

Invalid

SPR0

Bit Number

Bit Mnemonic

Description

7654

3210

SPIF

OVR

MODF

SPTE

UARTM

SPTEIE

MODFIE

Bit

Number

Bit

Mnemonic Description

7SPIF

Serial Peripheral Data Transfer Flag

Cleared by hardware to indicate data transfer is in progress or has been

approved by a clearing sequence.

Set by hardware to indicate that the data transfer has been completed.

This bit is cleared when reading or writing SPDATA after reading SPSCR.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

5OVR

Overrun Error Flag

- Set by hardware when a byte is received whereas SPIF is set (the previous

received data is not overwritten).

- Cleared by hardware when reading SPSCR

AT89C51AC3-RDTIM 数据表(PDF) 92 Page - ATMEL Corporation

AT89C51AC3-RDTIM 数据表(HTML) 92 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载