数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5522-AP 数据表(PDF) 19 Page - Cirrus Logic

部件名 CS5522-AP
功能描述  16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5522-AP 数据表(HTML) 19 Page - Cirrus Logic

Back Button CS5522-AP Datasheet HTML 15Page - Cirrus Logic CS5522-AP Datasheet HTML 16Page - Cirrus Logic CS5522-AP Datasheet HTML 17Page - Cirrus Logic CS5522-AP Datasheet HTML 18Page - Cirrus Logic CS5522-AP Datasheet HTML 19Page - Cirrus Logic CS5522-AP Datasheet HTML 20Page - Cirrus Logic CS5522-AP Datasheet HTML 21Page - Cirrus Logic CS5522-AP Datasheet HTML 22Page - Cirrus Logic CS5522-AP Datasheet HTML 23Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 56 page
background image
CS5521/22/23/24/28
DS317F2
19
2.2.3 Command Register Quick Reference
D7(MSB)
D6D5
D4D3
D2D1
D0
CB
CS2
CS1
CS0
R/W
RSB2
RSB1
RSB0
BIT
NAME
VALUE
FUNCTION
D7
Command Bit, CB
0
1
Must be logic 0 for these commands.
See table below.
D6-D4
Channel Select Bits,
CSB2-CSB0
000
.
.
111
CS2-CS0 provide the address of one of the eight physical
channels. These bits are used to access the calibration regis-
ters associated with respective channels.
Note: These bits are ignored when reading the data register.
D3
Read/Write, R/W
0
1
Write to selected register.
Read from selected register.
D2-D0
Register Select Bit,
RSB2-RSB0
000
001
010
011
101
110
111
Reserved
Offset Register
Gain Register
Configuration Register
Channel Set-up Registers
- register is 48-bits long for CS5521/22
- register is 96-bits long for CS5523/24
- register is 192-bits long for CS5528
Reserved
Reserved
D7(MSB)
D6D5
D4D3
D2D1
D0
CB
CSRP3
CSRP2
CSRP1
CSRP0
CC2
CC1
CC0
BIT
NAME
VALUE
FUNCTION
D7
Command Bit, CB
0
1
See table above.
Must be logic 1 for these commands.
D6-D3
Channel Pointer Bits,
CSRP3-CSRP0
0000
.
.
.
1111
These bits are used as pointers to the Setups.
Note: The MC bit, must be logic 0 for these bits to take effect.
When MC = 1, these bits are ignored. The LP, MC, and RC
bits in the configuration register are ignored during calibra-
tion.
D2-D0
Conversion/Calibration
Bits, CC2-CC0
000
001
010
011
100
101
110
111
Normal Conversion
Self-Offset Calibration
Self-Gain Calibration
Reserved
Reserved
System-Offset Calibration
System-Gain Calibration
Reserved
Table 2. Command Register Quick Reference



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com