数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5522-AP 数据表(PDF) 27 Page - Cirrus Logic

部件名 CS5522-AP
功能描述  16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5522-AP 数据表(HTML) 27 Page - Cirrus Logic

Back Button CS5522-AP Datasheet HTML 23Page - Cirrus Logic CS5522-AP Datasheet HTML 24Page - Cirrus Logic CS5522-AP Datasheet HTML 25Page - Cirrus Logic CS5522-AP Datasheet HTML 26Page - Cirrus Logic CS5522-AP Datasheet HTML 27Page - Cirrus Logic CS5522-AP Datasheet HTML 28Page - Cirrus Logic CS5522-AP Datasheet HTML 29Page - Cirrus Logic CS5522-AP Datasheet HTML 30Page - Cirrus Logic CS5522-AP Datasheet HTML 31Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 56 page
background image
CS5521/22/23/24/28
DS317F2
27
* R indicates the bit value after the part is reset
CSR (Channel-Setup Register)
CSR
CSR
#1
LC (Log. Channel) 1
Bits <47:36>
LC 2
Bits <35:24>
#1
LC 1
Bits <95:84>
LC 2
Bits <83:72>
#1
LC 1
Bits <191:180>
LC 2
Bits <179:168>
#2
LC 3
Bits <23:12>
LC 4
Bits <11:0>
#4
LC 7
Bits <23:12>
LC 8
Bits <11:0>
#8
LC 15
Bits <23:12>
LC 16
Bits <11:0>
CS5521/22
CS5523/24
CS5528
D23(MSB)
D22
D21
D20
D19
D18
D17
D16
D15
D14
D13
D12
A1
A0
CS2
CS1
CS0
WR2
WR1
WR0
G2
G1
G0
U/B
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A1
A0
CS2
CS1
CS0
WR2
WR1
WR0
G2
G1
G0
U/B
BIT
NAME
VALUE
FUNCTION
D23-D22/
D11-D10
Latch Outputs, A1-A0
00
*R Latch Output Pins A1-A0 mimic D23/D11-D22/D10 register bits.
D21-D19/
D9-D7
Channel Select, CS2-
CS0
000
001
010
011
100
101
110
111
R Select physical channel 1 (All devices)
Select physical channel 2(All devices)
Select physical channel 3 (CS5523/24/28 only)
Select physical channel 4 (CS5523/24/28 only)
Select physical channel 5 (CS5528 only)
Select physical channel 6 (CS5528 only)
Select physical channel 7 (CS5528 only)
Select physical channel 8 (CS5528 only)
D18-D16/
D6-D4
Word Rate, WR2-WR0
000
001
010
011
100
101
110
111
R 15.0 Hz (2180 XIN cycles).
30.0 Hz (1092 XIN cycles).
61.6 Hz (532 XIN cycles).
84.5 Hz (388 XIN cycles).
101.1 Hz (324 XIN cycles).
1.88 Hz (17444 XIN cycles).
3.76 Hz (8724 XIN cycles).
7.51 Hz (4364 XIN cycles).
D15-D13/
D3-D1
Gain Bits, G2-G0
000
001
010
011
100
101
110
111
R 100 mV (assumes VREF Differential = 2.5 V)
55 mV
25 mV
1.0 V
5.0 V
2.5 V
Not used.
Not used.
D12/D0
Unipolar/Bipolar, U/B
0
1
R Bipolar measurement mode.
Unipolar measurement mode.
Table 3. Channel-Setup Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com