R5F100GL datasheet(83/202 Pages) RENESAS

83 / 202 page

RL78/G13

2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85

C)

Page 83 of 196

R01DS0131EJ0330 Rev.3.30

Mar 31, 2016

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output,

corresponding CSI00 only)

(TA =

40 to +85C, 2.7 V  EVDD0 = EVDD1  VDD  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

HS (high-speed

main) Mode

LS (low-speed

main) Mode

LV (low-voltage

main) Mode

Parameter

Symbol

Conditions

MIN.

MAX.

MIN.

MAX.

MIN.

MAX.

Unit

4.0 V

 EVDD0  5.5 V 62.5

250

500

SCKp cycle time

tKCY1

 2/fCLK

2.7 V

 EVDD0  5.5 V 83.3

250

500

4.0 V

 EVDD0  5.5 V

tKCY1/2



tKCY1/2



tKCY1/2



SCKp high-/low-level

width

tKH1,

tKL1

2.7 V

 EVDD0  5.5 V

tKCY1/2



tKCY1/2



tKCY1/2



4.0 V

 EVDD0  5.5 V

110

SIp setup time (to SCKp

)

Note 1

tSIK1

2.7 V

 EVDD0  5.5 V

110

SIp hold time (from

SCKp

) Note 2

tKSI1

2.7 V

 EVDD0  5.5 V

Delay time from SCKp

 to

SOp output

Note 3

tKSO1

C = 20 pF

Note 4

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes “to

SCKp

” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes “from

SCKp

” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output

becomes “from SCKp

” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

Caution

Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and

SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1.

This value is valid only when CSI00’s peripheral I/O redirect function is not used.

p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),

g: PIM and POM numbers (g = 1)

fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))

R5F100GL 数据表(PDF) 83 Page - Renesas Technology Corp

R5F100GL 数据表(HTML) 83 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

R5F100GL 数据表(PDF) 83 Page - Renesas Technology Corp

R5F100GL 数据表(HTML) 83 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载