数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TSZ182 数据表(PDF) 24 Page - STMicroelectronics

部件名 TSZ182
功能描述  Very high accuracy (25 μV) high bandwidth (3 MHz) zero drift 5 V dual operational amplifiers
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TSZ182 数据表(HTML) 24 Page - STMicroelectronics

Back Button TSZ182 Datasheet HTML 20Page - STMicroelectronics TSZ182 Datasheet HTML 21Page - STMicroelectronics TSZ182 Datasheet HTML 22Page - STMicroelectronics TSZ182 Datasheet HTML 23Page - STMicroelectronics TSZ182 Datasheet HTML 24Page - STMicroelectronics TSZ182 Datasheet HTML 25Page - STMicroelectronics TSZ182 Datasheet HTML 26Page - STMicroelectronics TSZ182 Datasheet HTML 27Page - STMicroelectronics TSZ182 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 39 page
background image
Application information
TSZ182
24/39
DocID029836 Rev 1
The Riso also modifies the open loop gain of the circuit, and tends to improve the phase
margin as described in Table 6: "Riso impact on stability".
Table 6: Riso impact on stability
Capacitive load
100 pF
1 nF
10 nF
100 nF
1 µF
Riso (Ω)
0
100
47
100
22
47
8
13
10
6
Measured overshoot (%)
20.9
15
23
9
16
8
21
10
12
8
Estimated phase margin (°)
47
53
46
59
52
61
47
58
56
61
5.7
PCB layout recommendations
Particular attention must be paid to the layout of the PCB tracks connected to the amplifier,
load and power supply. It is good practice to use short and wide PCB traces to minimize
voltage drops and parasitic inductance.
To minimize parasitic impedance over the entire surface, a multi-via technique that
connects the bottom and top layer ground planes together in many locations is often used.
The copper traces that connect the output pins to the load and supply pins should be as
wide as possible to minimize trace resistance.
A ground plane generally helps to reduce EMI, which is why it is generally recommended to
use a multilayer PCB and use the ground plane as a shield to protect the internal track. In
this case, pay attention to separate the digital from the analog ground and avoid any
ground loop.
Place external components as close as possible to the op amp and keep the gain
resistances, Rf and Rg, close to the inverting pin to minimize parasitic capacitances.
5.8
Optimized application recommendation
The TSZ182 is based on a chopper architecture. As the device includes internal switching
circuitry, it is strongly recommended to place a 0.1 µF capacitor as close as possible to the
supply pins.
A good decoupling has several advantages for an application. First, it helps to reduce
electromagnetic interference. Due to the modulation of the chopper, the decoupling
capacitance also helps to reject the small ripple that may appear on the output.
The TSZ182 has been o
ptimized for use with 10 kΩ in the feedback loop. With this, or a
higher value resistance, this device offers the best performance.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com