CS5490 datasheet(25/57 Pages) CIRRUS

25 / 57 page

CS5490

DS982F3

6.1.3 Checksum

To improve the communication reliability on the serial

interface, the CS5490 provides a checksum mechanism

on transmitted and received signals. Checksum is

disabled by default but can be enabled by setting the

appropriate bit in the SerialCtrl register. When enabled,

both host and CS5490 are expected to send one

additional checksum byte after the normal command

byte and applicable 3-byte register data have been

transmitted.

The checksum is calculated by subtracting each

transmit byte from 0xFF. Any overflow is truncated and

the result wraps. The CS5490 executes the command

only if the checksum transmitted by the host matches

the checksum calculated locally. Otherwise, it sets a

status bit (RX_CSUM_ERR in Status0 register), ignores

the command, and clears the serial interface in

preparation for the next transmission.

Figure 18. Byte Sequence for Checksum

6.1.4 Serial Time Out

In case a transaction from the host is not completed (for

example, a data byte is missing in a register write), a

time out circuit will reset the interface after 128ms. This

will require that each byte be sent from the host within

128ms of the previous byte.

Checksum

Page Select Cmd.

CHECKSUM

DATA

CHECKSUM

Read Cmd.

DATA

CHECKSUM

Write Cmd.

Checksum

Instruction

Page Select

Instruction

Read Command

Write Command

CS5490 数据表(PDF) 25 Page - Cirrus Logic

CS5490 数据表(HTML) 25 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载

链接网址

CS5490 数据表(PDF) 25 Page - Cirrus Logic

CS5490 数据表(HTML) 25 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表 下载

链接网址

数据表下载