CS5490 datasheet(29/57 Pages) CIRRUS

29 / 57 page

CS5490

DS982F3

11 0101

Reserved

54*

11 0110

TGAIN

Temperature Gain

0x 06 B716

55*

11 0111

TOFF

Temperature Offset

0x D5 3998

56*

11 1000

Reserved

11 1001

TSETTLE

Filter Settling Time to Conv. Startup

0x 00 001E

58*

11 1010

LoadMIN

No Load Threshold

0x 00 0000

59*

11 1011

Reserved

60*

11 1100

SYSGAIN

System Gain

0x 50 0000

11 1101

Time

System Time (in samples)

0x 00 0000

11 1110

Reserved

11 1111

Reserved

Notes:

(1) Warning: Do not write to unpublished or reserved register locations.

(2) * Registers with checksum protection.

** When setting the AVG_MODE bit (AVG_MODE = ‘1’) in the Config2 register, the device will

use the Line-cycle Synchronized Averaging mode and the CycleCount register will be includ-

ed in the checksum. Otherwise the SampleCount register will be included.

(3) Registers that can be set to write protect from DSP and/or HOST.

CS5490 数据表(PDF) 29 Page - Cirrus Logic

CS5490 数据表(HTML) 29 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载

链接网址

CS5490 数据表(PDF) 29 Page - Cirrus Logic

CS5490 数据表(HTML) 29 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表 下载

链接网址

数据表下载