数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GD80960JF-33 数据表(PDF) 7 Page - Intel Corporation

部件名 GD80960JF-33
功能描述  EMBEDDED 32-BIT MICROPROCESSOR
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

GD80960JF-33 数据表(HTML) 7 Page - Intel Corporation

Back Button GD80960JF-33 Datasheet HTML 3Page - Intel Corporation GD80960JF-33 Datasheet HTML 4Page - Intel Corporation GD80960JF-33 Datasheet HTML 5Page - Intel Corporation GD80960JF-33 Datasheet HTML 6Page - Intel Corporation GD80960JF-33 Datasheet HTML 7Page - Intel Corporation GD80960JF-33 Datasheet HTML 8Page - Intel Corporation GD80960JF-33 Datasheet HTML 9Page - Intel Corporation GD80960JF-33 Datasheet HTML 10Page - Intel Corporation GD80960JF-33 Datasheet HTML 11Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 78 page
background image
Advance Information Datasheet
7
80960JA/JF/JD/JT 3.3 V Microprocessor
1.0
Introduction
This document contains information for the 80960Jx microprocessor, including electrical
characteristics and package pinout information. Detailed functional descriptions — other than
parametric performance — are published in the i960® Jx Microprocessor Developer’s Manual
(272483).
Throughout this data sheet, references to “80960Jx” indicate features that apply to all of the
following:
• 80960JA — 3.3 V (5 V Tolerant), 2 Kbyte instruction cache, 1 Kbyte data cache
• 80960JF — 3.3 V (5 V Tolerant), 4 Kbyte instruction cache, 2 Kbyte data cache
• 80960JD — 3.3 V (5 V Tolerant), 4 Kbyte instruction cache, 2 Kbyte data cache and clock
doubling
• 80960JT — 3.3 V (5 V Tolerant), 16 Kbyte instruction cache, 4 Kbyte data cache and clock
tripling
2.0
80960Jx Overview
The 80960Jx offers high performance to cost-sensitive 32-bit embedded applications. The 80960Jx
is object code compatible with the 80960 Core Architecture and is capable of sustained execution
at the rate of one instruction per clock. This processor’s features include generous instruction
cache, data cache and data RAM. It also boasts a fast interrupt mechanism and dual-programmable
timer units.
The 80960Jx’s clock multiplication operates the processor core at two or three times the bus clock
rate to improve execution performance without increasing the complexity of board designs.
Memory subsystems for cost-sensitive embedded applications often impose substantial wait state
penalties. The 80960Jx integrates considerable storage resources on-chip to decouple CPU
execution from the external bus.
Figure 1.
80960Jx Microprocessor Package Options
i960®
i
M
i
©19xx
M
© 19xx
A80960JX
NG80960JX
XXXXXXXXSS
XXXXXXXX SS
i
M
©19xx
GD80960JX
XXXXXXXSS
132-Pin PGA
132-Pin PQFP
136-Ball MPBGA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com