ADE9000ACPZ datasheet(12/73 Pages) AD

12 / 73 page

Data Sheet

ADE9000

Rev. A | Page 11 of 72

Pin No.

Mnemonic

Description

19, 20

VAN, VAP

Analog Inputs, Channel VA. The VAP (positive) and VAN (negative) inputs are fully differential voltage

inputs with a maximum differential level of ±1 V. This channel also has an internal PGA of 1, 2, or 4.

21, 22

VBN, VBP

Analog Inputs, Channel VB. The VBP (positive) and VBN (negative) inputs are fully differential voltage

inputs with a maximum differential level of ±1 V. This channel also has an internal PGA of 1, 2, or 4.

23, 24

VCN, VCP

Analog Inputs, Channel VC. The VCP (positive) and VCN (negative) inputs are fully differential voltage

inputs with a maximum differential level of ±1 V. This channel also has an internal PGA of 1, 2, or 4.

AVDDOUT

1.9 V Output of the Analog Low Dropout Regulator (LDO). Decouple AVDDOUT with a 0.1 µF ceramic

capacitor in parallel with a 4.7 µF ceramic capacitor. Do not connect external active circuitry to this pin.

AGND

Analog Ground Reference. Connect all grounds (GND, AGND, DGND, and REFGND) together at one point.

VDD

Supply Voltage. The VDD pin provides the supply voltage. Decouple VDD to GND with a ceramic 0.1 µF

capacitor in parallel with a 10 µF ceramic capacitor.

GND

Supply Ground Reference. Connect all grounds (GND, AGND, DGND, and REFGND) together at one point.

CLKIN

Crystal/Clock Input. Connect a crystal across CLKIN and CLKOUT to provide a clock source. Alternatively, an

external clock can be provided at this logic input.

CLKOUT

Crystal Output. Connect a crystal across CLKIN and CLKOUT to provide a clock source. When using CLKOUT to

drive external circuits, connect an external buffer.

IRQ0

Interrupt Request Output. This pin is an active low logic output. See the Interrupts/Events section for

information about events that trigger interrupts.

IRQ1

Interrupt Request Output. This pin is an active low logic output. See the Interrupts/Events section for

information about events that trigger interrupts.

CF1

Calibration Frequency (CF) Logic Output 1. The CF1, CF2, CF3, and CF4 outputs provide power information

based on the CFxSEL bits in the CFMODE register. Use these outputs for operational and calibration

purposes. Scale the full-scale output frequency by writing to the CFxDEN registers (see the Digital to

Frequency Conversion—CFx Output section).

CF2

CF Logic Output 2. This pin indicates CF2.

CF3/ZX

CF Logic Output 3/Zero Crossing. This pin indicates CF3 or zero crossing.

CF4/EVENT/DREADY

CF Logic Output 4/Event Pin/Data Ready. This pin indicates CF4, events, or when new data is ready.

SCLK

Serial Clock Input for the SPI Port. All serial data transfers synchronize to this clock (see the Accessing On-

Chip Data section). The SCLK pin has a Schmitt trigger input for use with a clock source that has a slow

edge transition time, for example, optoisolator outputs.

MISO

Data Output for the SPI Port.

MOSI

Data Input for the SPI Port.

Slave Select for the SPI Port.

EPAD

Exposed Pad. Create a similar pad on the printed circuit board (PCB) under the exposed pad. Solder the

exposed pad to the pad on the PCB to confer mechanical strength to the package and connect all

grounds (GND, AGND, DGND, and REFGND) together at this point.

ADE9000ACPZ 数据表(PDF) 12 Page - Analog Devices

ADE9000ACPZ 数据表(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载

链接网址

ADE9000ACPZ 数据表(PDF) 12 Page - Analog Devices

ADE9000ACPZ 数据表(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表 下载

链接网址

数据表下载