AD7262BSTZ datasheet(4/33 Pages) AD

4 / 33 page

Data Sheet

AD7262

Rev. B | Page 3 of 32

SPECIFICATIONS

AVCC = 4.75 V to 5.25 V, CA_CBVCC = CC_CDVCC = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, fSAMPLE = 1 MSPS and fSCLK = 40 MHz

for AD7262, fSAMPLE = 500 kSPS and fSCLK = 20 MHz for AD7262-5, VREF = 2.5 V internal/external; TA = −40°C to +105°C, unless

otherwise noted.

Table 1.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

DYNAMIC PERFORMANCE1

fIN = 100 kHz sine wave

Signal-to-Noise Ratio (SNR)2

PGA gain setting = 2

Signal-to-(Noise + Distortion) Ratio

(SINAD)2

Total Harmonic Distortion (THD)2

−85

−77

Spurious-Free Dynamic Range (SFDR)2

−97

Common-Mode Rejection Ratio (CMRR)3

−76

For PGA gain setting = 2, ripple

frequency of 50 Hz/60 Hz; see Figure 17

and Figure 18

ADC-to-ADC Isolation3

−90

Bandwidth3

1.2

MHz

@ −3 dB; PGA gain setting = 128

1.7

MHz

@ −3 dB; PGA gain setting = 2

DC ACCURACY

Resolution

Bits

Integral Nonlinearity2

±0.5

±1

LSB

Differential Nonlinearity2

±0.5

±0.99

LSB

Guaranteed no missed codes to 12 bits

Positive Full-Scale Error2

±0.122

±0.305

% FSR

Pregain calibration

±0.018

% FSR

Postgain calibration

Positive Full-Scale Error Match

±0.061

% FSR

Zero Code Error2

±0.092

±0.244

% FSR

Preoffset and pregain calibration

±0.012

% FSR

Postoffset and postgain calibration

Zero Code Error Match

±0.061

% FSR

Negative Full-Scale Error2

±0.122

±0.305

% FSR

Pregain calibration

±0.018

% FSR

Postgain calibration

Negative Full-Scale Error Match

±0.061

% FSR

Zero Code Error Drift

2.5

µV/°C

ANALOG INPUT

Input Voltage Range, VIN+ and VIN−

Gain

REF

VCM = AVCC/2; PGA gain setting ≥ 2

Common-Mode Voltage Range, VCM

VCM − 100 mV

VCM + 100 mV

VCM = 2; PGA gain setting = 1;

see Figure 19 4

(VCC/2) − 0.4

(VCC/2) + 0.2

VCM = AVCC/2; PGA gain setting = 2

(VCC/2) − 0.4

(VCC/2) + 0.4

VCM = AVCC/2; 3 ≤ PGA gain setting ≤ 32

(VCC/2) − 0.6

(VCC/2) + 0.8

VCM = AVCC/2; PGA gain setting ≥ 48

DC Leakage Current

±0.001

±1

µA

Input Capacitance3

Input Impedance3

GΩ

REFERENCE INPUT/OUTPUT

Reference Output Voltage 5

2.495

2.5

2.505

2.5 V ± 5 mV max @ 25°C

Reference Input Voltage Range

2.5

DC Leakage Current

±0.3

±1

µA

External reference applied to

Pin VREFA/Pin VREFB

Input Capacitance3

VREFA, VREFB Output Impedance3

Reference Temperature Coefficient

ppm/°C

VREF Noise3

µV rms

AD7262BSTZ 数据表(PDF) 4 Page - Analog Devices

AD7262BSTZ 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

数据表下载

链接网址

AD7262BSTZ 数据表(PDF) 4 Page - Analog Devices

AD7262BSTZ 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

数据表 下载

链接网址

数据表下载