数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7983BCPZ-R2 数据表(PDF) 21 Page - Analog Devices

部件名 AD7983BCPZ-R2
功能描述  16-Bit, 1.33 MSPS PulSAR ADC in MSOP/QFN
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7983BCPZ-R2 数据表(HTML) 21 Page - Analog Devices

Back Button AD7983BCPZ-R2 Datasheet HTML 17Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 22Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 23Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 24Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 25Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 21 / 25 page
background image
AD7983
Data Sheet
Rev. B | Page 20 of 24
CS MODE, 4-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7983 is connected
to an SPI-compatible digital host that has an interrupt input,
and when it is desired to keep CNV, which is used to sample the
analog input, independent of the signal used to select the
data reading. This requirement is particularly important in
applications where low jitter on CNV is desired.
The connection diagram is shown in Figure 32, and the
corresponding timing is given in Figure 33.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers, but
SDI must be returned low before the minimum conversion time
elapses and then held low for the maximum conversion time to
guarantee the generation of the busy signal indicator. When the
conversion is complete, SDO goes from high impedance to low.
With a pull-up on the SDO line, this transition can be used as
an interrupt signal to initiate the data readback controlled by
the digital host. The AD7983 then enters the acquisition phase
and goes into standby mode. The data bits are clocked out, MSB
first, by subsequent SCK falling edges. The data is valid on both
SCK edges. Although the rising edge can be used to capture the
data, a digital host using the SCK falling edge allows a faster
reading rate provided it has an acceptable hold time. After the
optional 17th SCK falling edge or SDI going high, whichever is
earlier, the SDO returns to high impedance.
AD7983 SDO
SDI
DATA IN
IRQ
DIGITAL HOST
CONVERT
CS1
CLK
VIO
47kΩ
CNV
SCK
Figure 32. CS Mode, 4-Wire with Busy Indicator Connection Diagram
tCONV
tCYC
ACQUISITION
tSSDICNV
ACQUISITION
tACQ
tSCK
tSCKH
tSCKL
CONVERSION
SDI
tHSDICNV
SCK
CNV
SDO
tEN
D15
D14
D1
D0
tHSDO
12
3
15
16
17
tDSDO
tDIS
Figure 33. CS Mode, 4-Wire with Busy Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com