数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7983BCPZ-R2 数据表(PDF) 22 Page - Analog Devices

部件名 AD7983BCPZ-R2
功能描述  16-Bit, 1.33 MSPS PulSAR ADC in MSOP/QFN
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7983BCPZ-R2 数据表(HTML) 22 Page - Analog Devices

Back Button AD7983BCPZ-R2 Datasheet HTML 17Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 22Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 23Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 24Page - Analog Devices AD7983BCPZ-R2 Datasheet HTML 25Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 22 / 25 page
background image
Data Sheet
AD7983
Rev. B | Page 21 of 24
CHAIN MODE WITHOUT BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7983s on a
3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using two AD7983s is shown in
Figure 34, and the corresponding timing is given in Figure 35.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects the chain
mode, and disables the busy indicator. In this mode, CNV is
held high during the conversion phase and the subsequent data
readback. When the conversion is complete, the MSB is output
onto SDO and the AD7983 enters the acquisition phase and
goes into standby mode. The remaining data bits stored in the
internal shift register are clocked by subsequent SCK falling
edges. For each ADC, SDI feeds the input of the internal shift
register and is clocked by the SCK falling edge. Each ADC in
the chain outputs its data MSB first, and 16 × N clocks are
required to readback the N ADCs. The data is valid on both
SCK edges. Although the rising edge can be used to capture the
data, a digital host using the SCK falling edge allows a faster
reading rate and, consequently, more AD7983s in the chain,
provided the digital host has an acceptable hold time. The
maximum conversion rate can be reduced due to the total
readback time.
DIGITAL HOST
CONVERT
CLK
DATA IN
AD7983 SDO
SDI
CNV
A
SCK
AD7983 SDO
SDI
CNV
B
SCK
Figure 34. Chain Mode Without Busy Indicator Connection Diagram
tCONV
tCYC
tSSDISCK
tSCKL
tSCK
tHSDISCK
tACQ
ACQUISITION
tSSCKCNV
ACQUISITION
tSCKH
CONVERSION
SDOA = SDIB
tHSCKCNV
SCK
CNV
SDIA = 0
SDOB
tEN
DA15
DA14
DA13
DB15
DB14
DB13
DB1DB0DA15
DA14
DA0
DA1
DA1DA0
tHSDO
12
3
15
16
17
14
18
30
31
32
tDSDO
Figure 35. Chain Mode Without Busy Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com