数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS53L32A 数据表(PDF) 24 Page - Cirrus Logic

部件名 CS53L32A
功能描述  Low Voltage, Stereo A/D Converter
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS53L32A 数据表(HTML) 24 Page - Cirrus Logic

Back Button CS53L32A Datasheet HTML 20Page - Cirrus Logic CS53L32A Datasheet HTML 21Page - Cirrus Logic CS53L32A Datasheet HTML 22Page - Cirrus Logic CS53L32A Datasheet HTML 23Page - Cirrus Logic CS53L32A Datasheet HTML 24Page - Cirrus Logic CS53L32A Datasheet HTML 25Page - Cirrus Logic CS53L32A Datasheet HTML 26Page - Cirrus Logic CS53L32A Datasheet HTML 27Page - Cirrus Logic CS53L32A Datasheet HTML 28Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 40 page
background image
CS53L32A
24
DS513F1
4.12
LEFT CHANNEL VOLUME = RIGHT CHANNEL VOLUME
Analog I/O Control (address 03h)
Access:
R/W in Two Wire Mode and write only in SPI.
Default:
0 - Disabled
Function:
When this function is disabled, the left channel volume is determined by the left channel volume con-
trol register and right channel volume is determined by the right channel volume control register.
When enabled, the left and right channel volumes are determined by the left channel volume control
register and the right channel volume control register is ignored.
4.13
HIGH-PASS FILTER FREEZE
Analog I/O Control Register (address 03h)
Access:
R/W in Two Wire Mode and write only in SPI.
Default:
0 - Enabled
Function:
The high-pass filter works by continuously subtracting a measure of the dc offset from the output of
the decimation filter. If the HPFREEZE bit is taken low during normal operation, the current value of
the dc offset is frozen and this dc offset will continue to be subtracted from the conversion result. This
feature makes it possible to perform a system calibration by:
1) removing the signal source at the input to the subsystem containing the CS53L32A,
2) running the CS53L32A with the HPFREEZE bit high until the filter settles, approximately
one second,
3) taking the HPFREEZE bit low, thus disabling the high-pass filter and freezing the stored dc offset.
A system calibration performed in this way will eliminate offsets anywhere in the signal path between
the calibration point and the CS53L32A.
76543
210
MUTEL
MUTER
SOFT
ZC
RESERVED
INDVC
L=R
HPFREEZE
76543
210
MUTEL
MUTER
SOFT
ZC
RESERVED
INDVC
L=R
HPFREEZE
HPFREEZE
MODE
0
Enabled
1Frozen
Table 12. High-Pass Filter Enable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com