L9678P datasheet(36/203 Pages) STMICROELECTRONICS

36 / 203 page

SPI interface

L9678P, L9678P-S

36/203

DocID029274 Rev 3

SPI interface

The L9678P system solution device has many user selectable features controlled through

serial communications by the integrated microcontroller. The SPI interface provides

configuration, control and status functions for the device. The global SPI interface consists

of an input shift register, output shift register and four control signals. SPI_MOSI is the data

input to the input shift register. SPI_MISO is the data output from the output shift register.

SPI_SCK is the clock source input while SPI_CS is the active-low chip select input.



All SPI communications are executed in exact 32 bit increments. The general format of the

32 bit transmission is shown in Table 5.

Data to the IC (i.e. SPI_MOSI) consists of a target read register ID (RID), a target write

data to be written to the target write register indicated by WID. Data returned from the IC

(i.e. SPI_MISO) consists of a global status word (GSW), read data parity (RPAR) and 20 bits

of data (READ). READ data will be the contents of the target read register as indicated by

the RID bits. The parity bits WPAR and RPAR cover all the 32 bits of the MOSI and MISO

frames, respectively. Odd parity type is used.

The communications is controlled through SPI_CS, enabling and disabling communication.

When SPI_CS is at logic high, all SPI communication I/O is tri-stated and no data is

accepted. When SPI_CS is low, data is latched on the rising edge of SPI_SCK and data is

shifted on the falling edge. The SPI_MOSI pin receives serial data from the master with

MSB first. Likewise for SPI_MISO, data is read MSB first, LSB last.

The L9678P IC contains a data validation method through the SPI_SCK input to keep

transmissions with not exactly 32 bits from being written to the device. The SPI_SCK input

counts the number of received clocks and should the clock counter exceed or count fewer

than 32 clocks, the received message is discarded and a SPI_FLT bit is flagged in the

Global Status Word (GSW). The SPI_FLT bit is also set in case of parity error detected on

the MOSI frame. Any attempt access to a register with a forbidden access mode (read or

write) is not leading to changes to the internal registers but the SPI_FLT bit is not set in this

case.

The SPI interface consists of several 32-bit registers to allow for configuration, control and

status of the IC as well as special manufacturing test modes. The register definition is

defined by the read register ID (RID) and the write register ID (WID) as shown in Table 6 -

Global SPI Register Table. Global ID bit (GID) is used to extend available register

addresses, but it is shared between RID and WID; only RID and WID with the same GID

value can be addressed within the same SPI word. The operating states here show in which

states the SPI write command is processed.

Table 5. SPI register R/W

SPI register R/W

SPI_MOSI

GID

RID[6:0]

WID[6:0]

WPAR

SPI_MISO

GSW[10:0]

RPAR

READ[19:16]

SPI_MOSI

WRITE[15:0]

SPI_MISO

READ[15:0]

L9678P 数据表(PDF) 36 Page - STMicroelectronics

L9678P 数据表(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载