数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HT85F2250 数据表(PDF) 77 Page - Holtek Semiconductor Inc

部件名 HT85F2250
功能描述  A/D Flash 8051 Core Low Pin Count MCU
PDF  187 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HOLTEK [Holtek Semiconductor Inc]
网页  http://www.holtek.com
标志 HOLTEK - Holtek Semiconductor Inc

HT85F2250 数据表(HTML) 77 Page - Holtek Semiconductor Inc

Back Button HT85F2250 Datasheet HTML 73Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 74Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 75Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 76Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 77Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 78Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 79Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 80Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 81Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 187 page
background image
Rev. 1.10
77 of 187
���� �1� �01�
A/D Flash 8051 Core Low Pin Count MCU
HT85F2250/HT85F2262
Watchdog Reset
All devices contain a Watchdog Timer which is used as a protection feature. The Watchdog
Timer has to be periodically cleared by the application program and prevented from overflowing
during normal MCU operation. However should the program enter an endless loop or should
external environmental conditions such as noise causes the device to jump to unpredicted program
locations, the Watchdog Timer will overflow and generate an MCU reset. Refer to the Watchdog
Timer section for more details regarding the Watchdog Timer operation.
When a Watchdog Reset occurs the WDTS bit in the IP0 register will be set to indicate the reset
source. Note that this bit must be reset by the application program.
IP0 Register
SFR Address: B8h
Bit
7
6
5
4
3
2
1
0
Name
WDTS
PT�
PS0
PT1
PX1
PT0
PX0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
POR
0
0
0
0
0
0
0
Bit 7
Unimplemented, read as “0”
Bit 6
WDTS: Watchdog timer reset indication flag
0: No Watchdog timer reset
1: Watchdog timer reset
This bit must be cleared by the application program as it will not be automatically
cleared by hardware.
Bit 5
PT2: Timer 2 Interrupt priority
Described elsewhere
Bit 4
PS0: Serial Port 0 Interrupt priority
Described elsewhere
Bit 3
PT1: Timer 1 Interrupt priority
Described elsewhere
Bit 2
PX1: External interrupt 1 priority
Described elsewhere
Bit 1
PT0: Timer 0 Interrupt priority
Described elsewhere
Bit 0
PX0: External interrupt 0 priority
Described elsewhere



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com