 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
HT85F2250 数据表(PDF) 21 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT85F2250 数据表(HTML) 21 Page - Holtek Semiconductor Inc |
|
|
21 / 187 page  Rev. 1.10 �1 of 187 ���� �1� �01� A/D Flash 8051 Core Low Pin Count MCU HT85F2250/HT85F2262 6 Pin Descriptions With the exception of the power pins, all pins on these devices can be referenced by their Port name, e.g. P0.0, P0.1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Serial Port pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. Pin Name Function OPT I/T O/T Description P0.0/ICPDA/TDA P0.0 P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. ICPDA — ICP Data Inp�t/O�tp�t TDA — Deb�g Data Inp�t/O�tp�t� on�� for EV chip P0.1/OSC1 P0.1 P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. OSC1 HSOCR HXT — HXT pin P0.�/OSC� P0.� P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. OSC� HSOCR — HXT HXT pin P0.�/CP0+ P0.� P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. CP0+ CP0CR AN — Comparator 0 Non-Inverting Inp�t P0.4/CP0- P0.4 P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. CP0- CP0CR AN — Comparator 0 Inverting Inp�t P0.�/[CC�] P0.� P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. CC� PRM ST CMOS Compare/Capt�re inp�t/o�tp�t for PCA mod��e � P0.6/[CC�] P0.6 P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. CC� PRM ST CMOS Compare/Capt�re inp�t/o�tp�t for PCA mod��e � P0.7/[CC0] P0.7 P0M0 P0M1 P0WAKE ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode and wake-�p. CC0 PRM ST CMOS Compare/Capt�re inp�t/o�tp�t for PCA mod��e 0 P1.0/[CC1] P1.0 P1M0 P1M1 ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode CC1 PRM ST CMOS Compare/Capt�re inp�t/o�tp�t for PCA mod��e 1 P1.1 P1.1 P1M0 P1M1 ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode P1.�/AIN0 P1.� P1M0 P1M1 ST CMOS Genera� p�rpose I/O. Register se�ected I/O mode AIN0 ADCR� AN — ADC Inp�t Channe� 0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
