MB96310 datasheet(3/82 Pages) CYPRESS

3 / 82 page

Document Number: 002-04592 Rev. *A

Page 2 of 81

MB96310 Series

USART

■ Full duplex USARTs (SCI/LIN)

■ Wide range of baud rate settings using a dedicated reload timer

■ Special synchronous options for adapting to different

synchronous serial protocols

■ LIN functionality working either as master or slave LIN device

A/D converter

■ SAR-type

■ 10-bit resolution

■ Signals interrupt on conversion end, single conversion mode,

continuous conversion mode, stop conversion mode, activation

by software, external trigger or reload timer

Reload Timers

■ 16-bit wide

■ Prescaler with 1/21, 1/22, 1/23, 1/24, 1/25, 1/26 of peripheral

clock frequency

■ Event count function

Free Running Timers

■ Signals an interrupt on overflow, supports timer clear upon

match with Output Compare (0, 4), Prescaler with 1, 1/21, 1/22,

1/23, 1/24, 1/25, 1/26, 1/27,1/28 of peripheral clock frequency

Input Capture Units

■ 16-bit wide

■ Signals an interrupt upon external event

■ Rising edge, falling edge or rising & falling edge sensitive

Output Compare Units

■ 16-bit wide

■ Signals an interrupt when a match with 16-bit I/O Timer occurs

■ A pair of compare registers can be used to generate an output

signal.

Programmable Pulse Generator

■ 16-bit down counter, cycle and duty setting registers

■ Interrupt at trigger, counter borrow and/or duty match

■ PWM operation and one-shot operation

■ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock

as counter clock and Reload timer underflow as clock input

■ Can be triggered by software or reload timer

Real Time Clock

■ Can be clocked either from sub oscillator (devices with part

number suffix “W”), main oscillator or from the RC oscillator

■ Facility to correct oscillation deviation of Sub clock or RC

oscillator clock (clock calibration)

■ Read/write accessible second/minute/hour registers

■ Can signal interrupts every half

second/second/minute/hour/day

■ Internal clock divider and prescaler provide exact 1s clock

External Interrupts

■ Edge sensitive or level sensitive

■ Interrupt mask and pending bit per channel

■ Each available CAN channel RX has an external interrupt for

wake-up

■ Selected USART channels SIN have an external interrupt for

wake-up

Non Maskable Interrupt

■ Disabled after reset

■ Once enabled, can not be disabled other than by reset.

■ Level high or level low sensitive

■ Pin shared with external interrupt 0.

I/O Ports

■ Virtually all external pins can be used as general purpose I/O

■ All push-pull outputs

■ Bit-wise programmable as input/output or peripheral signal

■ Bit-wise programmable input enable

■ Bit-wise programmable input levels: Automotive /

CMOS-Schmitt trigger / TTL

■ Bit-wise programmable pull-up resistor

■ Bit-wise programmable output driving strength for EMI

optimization

Packages

■ 48-pin plastic LQFP M26

MB96310 数据表(PDF) 3 Page - Cypress Semiconductor

MB96310 数据表(HTML) 3 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载

链接网址

MB96310 数据表(PDF) 3 Page - Cypress Semiconductor

MB96310 数据表(HTML) 3 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表 下载

链接网址

数据表下载