| 数据搜索系统,热门电子元器件搜索 |
|
MB91F525FHDPMC 数据表(PDF) 140 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB91F525FHDPMC 数据表(HTML) 140 Page - Cypress Semiconductor |
|
140 / 280 page ![]() Document Number: 002-04662 Rev. *F Page 140 of 280 MB91520 Series AC Characteristics (1) Main Clock Timing (TA: -40 °C to +125 °C, VCC = AVCC = 5.0 V ± 10 %/VCC = AVCC = 3.3 V ± 0.3 V, VSS = AVSS = 0.0 V) Parameter Symbol Pin Name Conditions Value Unit Remarks Min Typ Max Source oscillation clock frequency FC X0, X1 - - 4 16 MHz Source oscillation clock cycle time tCYL X0, X1 62.5 250 - ns Internal operating clock frequency*1 FCP - 2 - 80 MHz CPU clock FCPP 1 40 Peripheral bus clock FCPT 1 40 External bus clock (When VCC = 5.0 V is used) *2 1 32 External bus clock (When VCC = 3.3 V is used) Internal operating clock cycle time*1 tCP - 12.5 - 500 ns CPU clock tCPP 25 1000 Peripheral bus clock tCPT 25 1000 External bus clock (When VCC = 5.0 V is used) 31.25 1000 External bus clock (When VCC = 3.3 V is used) CAN PLL jitter (during lock) tPJ - -10 - 10 ns FCP = 80 MHz (4 MHz Multiplied by 20) Built-in CR oscillation frequency FCCR - 50 100 150 kHz *1: The maximum / minimum value is defined when using the main clock and PLL clock. *2: Please use it with external load capacity 12 pF or less for VCC = 3.3 V ± 0.3 V (40 MHz operation). X0,X1 clock timing X0 tCYL |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |