数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5345 数据表(PDF) 29 Page - Cirrus Logic

部件名 CS5345
功能描述  105 DB 24BIT 192 KHZ STEREO AUDIO ADC
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5345 数据表(HTML) 29 Page - Cirrus Logic

Back Button CS5345 Datasheet HTML 25Page - Cirrus Logic CS5345 Datasheet HTML 26Page - Cirrus Logic CS5345 Datasheet HTML 27Page - Cirrus Logic CS5345 Datasheet HTML 28Page - Cirrus Logic CS5345 Datasheet HTML 29Page - Cirrus Logic CS5345 Datasheet HTML 30Page - Cirrus Logic CS5345 Datasheet HTML 31Page - Cirrus Logic CS5345 Datasheet HTML 32Page - Cirrus Logic CS5345 Datasheet HTML 33Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 39 page
background image
CS5345
29
6.
REGISTER DESCRIPTION
6.1
Chip ID - Register 01h
Function:
This register is Read-Only. Bits 7 through 4 are the part number ID which is 1110b (0Eh) and the re-
maining bits (3 through 0) are for the chip revision.
6.2
Power Control - Address 02h
6.2.1
Freeze (Bit 7)
Function:
This function allows modifications to be made to certain control port bits without the changes taking
effect until the Freeze bit is disabled. To make multiple changes to these bits take effect simulta-
neously, set the Freeze bit, make all changes, then clear the Freeze bit. The bits affected by the
Freeze function are listed in Table 4 below.
6.2.2
Power Down MIC (Bit 3)
Function:
The microphone preamplifier block will enter a low-power state whenever this bit is set.
6.2.3
Power Down ADC (Bit 2)
Function:
The ADC pair will remain in a reset state whenever this bit is set.
6.2.4
Power Down Device (Bit 0)
Function:
The device will enter a low-power state whenever this bit is set. The power-down bit is set by default
and must be cleared before normal operation can occur. The contents of the control registers are re-
tained when the device is in power-down.
6.3
ADC Control - Address 04h
B7
B6
B5
B4
B3
B2
B1
B0
PART3
PART2
PART1
PART0
REV3
REV2
REV1
REV0
76543
210
Freeze
Reserved
Reserved
Reserved
PDN_MIC
PDN_ADC
Reserved
PDN
Table 4. Freeze-able Bits
Name
Register
Bit(s)
Mute
04h
2
Gain[5:0]
07h
5:0
Gain[5:0]
08h
5:0
76543
210
FM1
FM0
Reserved
DIF
Reserved
Mute
HPFFreeze
M/S



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com