数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB1002AI 数据表(PDF) 9 Page - Texas Instruments

部件名 TUSB1002AI
功能描述  USB3.2 10 Gbps Dual-Channel Linear Redriver
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TUSB1002AI 数据表(HTML) 9 Page - Texas Instruments

Back Button TUSB1002AI Datasheet HTML 5Page - Texas Instruments TUSB1002AI Datasheet HTML 6Page - Texas Instruments TUSB1002AI Datasheet HTML 7Page - Texas Instruments TUSB1002AI Datasheet HTML 8Page - Texas Instruments TUSB1002AI Datasheet HTML 9Page - Texas Instruments TUSB1002AI Datasheet HTML 10Page - Texas Instruments TUSB1002AI Datasheet HTML 11Page - Texas Instruments TUSB1002AI Datasheet HTML 12Page - Texas Instruments TUSB1002AI Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 31 page
background image
9
TUSB1002A
www.ti.com
SLLSF63 – MARCH 2018
Product Folder Links: TUSB1002A
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
(1)
Following pins comprise CFG pins: MODE, CFG[2:1], CH1_EQ[2:1], CH2_EQ[2:1]
(2)
Internal reset is the logical AND of EN pin and internal power good.
6.6 Timing Requirements
over operating free-air temperature and voltage range (unless otherwise noted)
MIN
NOM
MAX
UNIT
td_pg
Internal power good asserted high when VCC is at 2.5V
5
µs
tCFG_SU
CFG(1) pins setup before internal Reset(2) high
0
µs
tCFG_HD
CFG(1) pins hold after internal Reset(2) high
500
µs
tVCC_RAMP
VCC supply ramp requirement
0.1
50
ms
6.7 Switching Characteristics
over operating free-air temperature and voltage range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tIDLEEntry
Delay from U0 to electrical idle
VCC = 3.0 V; EN = 1;See Figure 1
150
ps
tIDLEEntry_U1
U1 exit time. Break in electrical idle
to transmission of LFPS.
VCC = 3.0 V; EN = 1; See Figure 1
150
ps
tIDLEEntry_U2
U3
U2/U3 exit time; Break in electrical
idle to transmission of LFPS
VCC = 3.0 V; EN = 1; See Figure 1
6
µs
tDIFF_DLY
Differential propagation delay
VCC = 3.0 V; EN = 1;
150
ps
tPWRUP_ACTI
VE
Time from assertion of EN to device
active and performing Rx.Detect on
both ports
VCC = 3.0 V; EN = 1;
8
ms
tTX_RISE_FAL
L
Transmitter rise/fall time
VCC = 3.3 V; EN = 1; 10 Gbps; 20% to
80% of differential output; 1200 mVpp
linear range setting; Fast Input rise/fall
time;
27
ps
tRF_MISMATC
H
Transmitter rise/fall mismatch
VCC = 3.3 V; EN = 1; 10 Gbps; 20% to
80% of differential output; 1200 mVpp
linear range setting; 1000 mVpp VID
.6
ps
tTX_DJ
Transmitter residual deterministic
jitter
VCC = 3.3 V; EN = 1; 10 Gbps; 1200
mVpp linear range setting; Input channel
loss of 12 dB; Output channel loss of 1.5
dB; Optimized EQ;
0.05
UI
Figure 1. Idle Entry and Exit Latency



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com