| 数据搜索系统,热门电子元器件搜索 |
|
ISL8117DEMO2Z 数据表(PDF) 4 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ISL8117DEMO2Z 数据表(HTML) 4 Page - Renesas Technology Corp |
|
4 / 24 page ![]() ISL8117 FN8666 Rev 4.00 Page 4 of 24 Apr 19, 2018 6 4 RT A resistor from this pin to ground adjusts the switching frequency from 100kHz to 2MHz. The switching frequency of the PWM controller is determined by the resistor, RT as shown in Equation 1. Where fSW is the switching frequency in MHz. When this pin is tied to ground, the output frequency is set to 300kHz. When this pin is tied to VCC5V or floating, the output frequency is set to 600kHz. 7 5 SS/TRK Dual function pin. When used for soft-starting control, a soft-start capacitor is connected from this pin to ground. A regulated 2μA soft-starting current charges up the soft-start capacitor. Value of the soft-start capacitor sets the output voltage ramp. When used for tracking control, an external supply rail is configured as the master and the output voltage of the master supply is applied to this pin using a resistor divider. The output voltage will track the master supply voltage. 8 6 FB Output feedback input. Connect FB to a resistive voltage divider from the output to SGND to adjust the output voltage. 9 7 PGND Power ground connection. This pin should be connected to the sources of the lower MOSFETs and the (-) terminals of the external input capacitors. 10 8 LGATE/OCS Low-side MOSFET gate driver output and OC set pin. Connect a 1k to 30k resistor between this pin and ground to set the overcurrent threshold. If there is no resistor connected from this pin to GND, the overcurrent threshold is automatically set to the same point as a 10k resistor. 11 9 VCC5V Output of the internal 5V linear regulator. This output supplies bias for the IC, the low-side gate driver and the internal boot circuitry for the high-side gate driver. The VCC5V pin must always be decoupled to power ground with a minimum of 4.7µF ceramic capacitor placed very close to the pin. Do not allow the voltage at VCC5V to exceed VIN at any time. To prevent excessive current through the VCC5V pin to the VIN pin, a resistor can be connected from the VIN pin to the power supply. 12 10 ISEN Current sense signal input. This pin is used to monitor the voltage drop across the lower MOSFET for current loop feedback and overcurrent protection. 13 11 PHASE Phase node connection. This pin is connected to the junction of the upper MOSFET’s source, output filter inductor, and lower MOSFET’s drain. 14 12 UGATE High-side MOSFET gate driver output. 15 13 BOOT Bootstrap pin to provide bias for high-side driver. The positive terminal of the bootstrap capacitor connects to this pin. The bootstrap diode is integrated to help reduce total cost and reduce layout complexity. 16 14 VIN This pin should be tied to the input rail. It provides power to the internal linear drive circuitry and is also used by the feed-forward controller to adjust the amplitude of the PWM sawtooth. Decouple this pin with a small ceramic capacitor (0.1µF to 1µF) to ground. 1 15 EXTBIAS Input from an optional external 5V bias supply. There is an internal switch from this pin to VCC5V. This switch closes and supplies the IC power, bypassing the internal linear regulator, when voltage at EXTBIAS is higher than 4.7V (typ). Do not allow voltage at the EXTBIAS pin to exceed VIN at any time. To prevent excessive current through the EXTBIAS pin to the VIN pin, a resistor can be connected from the VIN pin to the power supply. Decouple this pin to ground with a small ceramic capacitor (0.1µF to 1µF) when it is in use, otherwise tie this pin to ground. DO NOT float this pin. 2 16 EN This pin provides an enable/disable function. The output is disabled when the pin is pulled to ground. When the voltage on the pin reaches 1.6V, the output becomes active. When the pin is floating, it will be enabled in default by internal pull-up. -- SGND EPAD This is the small-signal ground common to all control circuitry. It is suggested to route this separately from the high current ground (PGND). SGND and PGND can be tied together if there is one solid ground plane with no noisy currents around the chip. All voltage levels are measured with respect to this pin. EPAD at ground potential. EPAD is connected to SGND internally. However, it is highly recommended to solder it directly to ground plane for better thermal performance and noise immunity. Pin Descriptions (Continued) PIN # (HTSSOP) PIN # (QFN) PIN NAME FUNCTION RT 39.2 fSW ----------- 1.96 – k = (EQ. 1) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |