数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5014 数据表(PDF) 3 Page - Cirrus Logic

部件名 CS5014
功能描述  16,14 & 12-BIT SELF CALIBRATING A/D CONVERTERS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5014 数据表(HTML) 3 Page - Cirrus Logic

  CS5014 Datasheet HTML 1Page - Cirrus Logic CS5014 Datasheet HTML 2Page - Cirrus Logic CS5014 Datasheet HTML 3Page - Cirrus Logic CS5014 Datasheet HTML 4Page - Cirrus Logic CS5014 Datasheet HTML 5Page - Cirrus Logic CS5014 Datasheet HTML 6Page - Cirrus Logic CS5014 Datasheet HTML 7Page - Cirrus Logic CS5014 Datasheet HTML 8Page - Cirrus Logic CS5014 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 40 page
background image
CS5012A ANALOG CHARACTERISTICS (continued)
CS5012A
Parameter*
Min
Typ
Max
Units
Specified Temperature Range
-40 to +85
°C
Analog Input
Aperture Time
25
ns
Aperture Jitter
100
ps
Input Capacitance
(Note 4)
Unipolar Mode
CS5012A
Bipolar Mode
CS5012A
103
72
137
96
pF
pF
pF
pF
Conversion & Throughput
Conversion Time
(Notes 5 and 6)
7.2
µs
Acquisition Time
(Note 6)
2.5
2.8
µs
Throughput
(Note 6)
100
kSps
Power Supplies
DC Power Supply Currents
(Note 7)
IA+
IA-
D+
(CS5012A)
ID+
ID-
12
-12
3
6
-3
19
-19
6
7.5
-6
mA
mA
mA
mA
mA
Power Dissipation
(Note 7)
150
250
mW
Power Supply Rejection
(Note 8)
Positive Supplies
Negative Supplies
84
84
dB
dB
Notes: 4. Applies only in track mode. When converting or calibrating, input capacitance will not exceed 15 pF.
5. Measured from falling transition on HOLD to falling transition on EOC.
6. Conversion, acquisition, and throughput times depend on CLKIN, sampling, and calibration conditions.
The numbers shown assume sampling and conversion is synchronized with the CS5012A/14/16 ’s
conversion clock, interleave calibrate is disabled, and operation is from the full-rated, external clock.
Refer to the section
Conversion Time/Throughput for a detailed discussion of conversion timing.
7. All outputs unloaded. All inputs CMOS levels.
8. With 300 mV p-p, 1 kHz ripple applied to each analog supply separately in bipolar mode. Rejection
improves by 6 dB in the unipolar mode to 90 dB. Figure 13 shows a plot of typical power supply
rejection versus frequency.
CS5012A
DS14F8
2-9
CS5012A CS5014 CS5016
DS14F9
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com