| 数据搜索系统,热门电子元器件搜索 |
|
IMX7SCEC 数据表(PDF) 102 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC 数据表(HTML) 102 Page - NXP Semiconductors |
|
102 / 152 page ![]() Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 102 4.10.10.2 DDR Mode Figure 74. QuadSPI Input/Read Timing (DDR mode with internal sampling) Figure 75. QuadSPI Input/Read Timing (DDR mode with loopback DQS sampling) NOTE • For internal sampling, the timing values assumes using sample point 0, that is QuadSPIx_SMPR[SDRSMP] = 0. Table 75. QuadSPI Input/Read Timing (DDR mode with internal sampling) Symbol Parameter Value Unit Min Max TIS Setup time for incoming data 8.67 — ns TIH Hold time requirement for incoming data 0 — ns Table 76. QuadSPI Input/Read Timing (DDR mode with loopback DQS sampling) Symbol Parameter Value Unit Min Max TIS Setup time for incoming data 2 — ns TIH Hold time requirement for incoming data 1 — ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |