数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IMX7SCEC 数据表(PDF) 103 Page - NXP Semiconductors

部件名 IMX7SCEC
功能描述  i.MX 7Solo Family
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

IMX7SCEC 数据表(HTML) 103 Page - NXP Semiconductors

Back Button IMX7SCEC Datasheet HTML 99Page - NXP Semiconductors IMX7SCEC Datasheet HTML 100Page - NXP Semiconductors IMX7SCEC Datasheet HTML 101Page - NXP Semiconductors IMX7SCEC Datasheet HTML 102Page - NXP Semiconductors IMX7SCEC Datasheet HTML 103Page - NXP Semiconductors IMX7SCEC Datasheet HTML 104Page - NXP Semiconductors IMX7SCEC Datasheet HTML 105Page - NXP Semiconductors IMX7SCEC Datasheet HTML 106Page - NXP Semiconductors IMX7SCEC Datasheet HTML 107Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 152 page
background image
Electrical characteristics
i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017
NXP Semiconductors
103
For loopback DQS sampling, the data strobe is output to the DQS pad
together with the serial clock. The data strobe is looped back from DQS
pad and used to sample input data.
Figure 76. QuadSPI Output/Write Timing (DDR mode)
NOTE
Tcss and Tcsh are configured by the QuadSPIx_FLSHCR register, the default
value of 3 are shown on the timing. See the i.MX7Solo Reference Manual
(IMX7SRM) for more details.
4.10.11 SAI/I2S switching specifications
This section provides the AC timings for the SAI in master (clocks driven) and slave (clocks input) modes.
All timings are given for noninverted serial clock polarity (SAI_TCR[TSCKP] = 0, SAI_RCR[RSCKP] =
0) and noninverted frame sync (SAI_TCR[TFSI] = 0, SAI_RCR[RFSI] = 0). If the polarity of the clock
and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal
(SAI_BCLK) and/or the frame sync (SAI_FS) shown in the figures below.
Table 77. QuadSPI Output/Write Timing (DDR mode)
Symbol
Parameter
Value
Unit
Min
Max
TDVO
Output data valid time
(0.25 x TSCLK) + 2.5
ns
TDHO
Output data hold time
(0.25 x TSCLK) - 0.5
ns
TCK
SCK clock period
20
ns
TCSS
Chip select output setup time
3
SCK cycle(s)
TCSH
Chip select output hold time
3
SCK cycle(s)
Table 78. Master mode SAI timing
Num
Characteristic
Min
Max
Unit
S1
SAI_MCLK cycle time
20
ns
S2
SAI_MCLK pulse width high/low
40%
60%
MCLK period
S3
SAI_BCLK cycle time
40
ns
S4
SAI_BCLK pulse width high/low
40%
60%
BCLK period



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com