AD8124ACPZ-R7 datasheet(3/15 Pages) AD

3 / 15 page

Data Sheet

AD8124

Rev. A | Page 3 of 15

SPECIFICATIONS

TA = 25°C, VS = ±5 V, RL = 150 Ω, Belden Cable (BL-7987R), VOFFSET = 0 V, VPEAK, VGAIN, and VPOLE are set to recommended settings shown in

Figure 16, unless otherwise noted.

Table 1.

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

DYNAMIC PERFORMANCE

10% to 90% Rise/Fall Time

VOUT = 2 V step, 200 meters Cat-5

Settling Time to 2%

VOUT = 2 V step, 200 meters Cat-5

–3 dB Large Signal Bandwidth

VOUT = 2 V p-p, <10 meters Cat-5

110

MHz

VOUT = 2 V p-p, 200 meters Cat-5

MHz

Integrated Output Voltage Noise

200 meter setting, integrated to 160 MHz

mV rms

INPUT DC PERFORMANCE

Input Voltage Range

−IN and +IN

±3.0

Maximum Differential Voltage Swing

V p-p

Voltage Gain

ΔVO/ΔVI, VGAIN set for 0 meters of cable

V/V

Common-Mode Rejection Ratio (CMRR)

At dc, VPEAK = VGAIN = VPOLE = 0 V

−86

At dc, VPEAK = 1.15 V, VGAIN = 1.4 V, VPOLE = 1.5 V

−65

At 1 MHz, VPEAK = 1.15 V, VGAIN = 1.4 V, VPOLE = 1.5 V

−50

Input Resistance

Common mode

4.4

MΩ

Differential

3.7

MΩ

Input Capacitance

Common mode

1.0

Differential

0.5

Input Bias Current

2.4

µA

VOFFSET Pin Current

µA

VGAIN Pin Current

0.5

µA

VPEAK Pin Current

0.4

µA

VPOLE Pin Current

0.4

µA

ADJUSTMENT PINS

VPEAK Input Voltage Range

Relative to GND

0 to 1.5

VPOLE Input Voltage Range

Relative to GND

0 to 1.5

VGAIN Input Voltage Range

Relative to GND

0 to 1.5

VOFFSET to OUT Gain

OUT/VOFFSET, range limited by output swing

V/V

Maximum Flat Gain

VGAIN = 1.5 V

1.9

OUTPUT CHARACTERISTICS

Output Voltage Swing

150 Ω load

−3.75 to +3.69

1 kΩ load

−3.66 to +3.69

Output Offset Voltage

Referred to output, VPEAK = VGAIN = VPOLE = 0 V

Referred to output, VPEAK = 1.15 V, VGAIN = 1.4 V,

VPOLE = 1.5 V

Output Offset Voltage Drift

Referred to output

µV/°C

POWER SUPPLY

Operating Voltage Range

±4.5

±5.5

Positive Quiescent Supply Current

132

Negative Quiescent Supply Current

126

Supply Current Drift, ICC/IEE

µA/°C

Positive Power Supply Rejection Ratio

DC, referred to output

−51

Negative Power Supply Rejection Ratio

DC, referred to output

−63

Power Down, VIH (Minimum)

Minimum Logic 1 voltage

1.1

Power Down, VIL (Maximum)

Maximum Logic 0 voltage

0.8

Positive Supply Current, Powered Down

VPEAK = VGAIN = VPOLE = 0 V

1.1

µA

Negative Supply Current, Powered Down

VPEAK = VGAIN = VPOLE = 0 V

0.7

µA

AD8124ACPZ-R7 数据表(PDF) 3 Page - Analog Devices

AD8124ACPZ-R7 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

数据表下载

链接网址

AD8124ACPZ-R7 数据表(PDF) 3 Page - Analog Devices

AD8124ACPZ-R7 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

数据表 下载

链接网址

数据表下载