| 数据搜索系统,热门电子元器件搜索 |
|
ADL5240ACPZ-R7 数据表(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL5240ACPZ-R7 数据表(HTML) 1 Page - Analog Devices |
|
1 / 28 page ![]() 100 MHz to 4000 MHz RF/IF Digitally Controlled VGA Data Sheet ADL5240 Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility isassumedby AnalogDevicesforits use,norforany infringements ofpatents orother rights ofthirdparties thatmay resultfrom its use.Specificationssubjecttochangewithoutnotice.No license is granted by implicationor otherwise underany patentorpatentrights ofAnalogDevices . Trademarks andregistered trademarks are the property oftheir respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2013 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com FEATURES Operating frequency from 100 MHz to 4000 MHz Digitally controlled VGA with serial and parallel interfaces 6-bit, 0.5 dB digital step attenuator 31.5 dB gain control range with ±0.25 dB step accuracy Gain block amplifier specifications Gain: 19.7 dB at 2.14 GHz OIP3: 41.0 dBm at 2.14 GHz P1dB: 19.5 dBm at 2.14 GHz Noise figure: 2.9 dB at 2.14 GHz Gain block or digital step attenuator can be first Single supply operation from 4.75 V to 5.25 V Low quiescent current of 93 mA Thermally efficient, 5 mm × 5 mm, 32-lead LFCSP The companion ADL5243 integrates a ¼ W driver amplifier to the output of the gain block and DSA APPLICATIONS Wireless infrastructure Automated test equipment RF/IF gain control GENERAL DESCRIPTION The ADL5240 is a high performance, digitally controlled variable gain amplifier (VGA)operating from100 MHzto 4000 MHz. The VGA integrates a high performance, 20 dB gain, internally matched amplifier (AMP)with a 6-bit digital step attenuator (DSA) that has a gain control range of 31.5 dB in 0.5 dB steps with ±0.25 dB step accuracy. The attenuation of the DSA can be controlled using a serial or parallel interface. Both the gain block and DSA are internally matched to 50 Ω at their inputs and outputs and are separately biased. The separate bias allows all or part oftheADL5240 to beused, which facilitates easy reuse throughout a design. Thepinoutof theADL5240 also enables either thegain blockor DSA to be first, giving the VGA maximum flexibility in a signal chain. The ADL5240 consumes just 93 mA and operatesfroma single supply ranging from 4.75 V to 5.25 V. The VGA is packaged in a thermally efficient, 5 mm × 5 mm, 32-lead LFCSP and is fully specified for operation from−40°C to +85°C. A fully populated evaluation boardis available. FUNCTIONAL BLOCK DIAGRAM ADL5240 AMP 9 10 11 12 13 14 15 16 SERIAL/PARALLEL INTERFACE 24 VDD 23 NC 22 NC 21 DSAOUT 20 NC 19 NC 18 NC 17 NC 0.5dB 1dB 2dB 4dB 8dB 16dB 32 31 30 29 28 27 26 25 1 VDD 2 NC 3 NC 4 DSAIN 5 NC 6 NC 7 NC 8 NC Figure 1. |
类似零件编号 - ADL5240ACPZ-R7 |
|
类似说明 - ADL5240ACPZ-R7 |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |