| 数据搜索系统,热门电子元器件搜索 |
|
AD9914/PCBZ 数据表(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9914/PCBZ 数据表(HTML) 11 Page - Analog Devices |
|
11 / 45 page ![]() Data Sheet AD9914 Rev. F | Page 11 of 45 Pin No. Mnemonic I/O1 Description 67 EXT_PWR_DWN I External Power-Down. Digital input (active high). A high level on this pin initiates the currently programmed power-down mode. 82 SYNC_CLK O Clock Output. Digital output. Many of the digital inputs on the chip, such as I/O_UPDATE, PS[2:0], and the parallel data port (D0 to D31), must be set up on the rising edge of this signal. 85 MASTER_RESET I Master Reset. Digital input (active high). Clears all memory elements and sets registers to default values. 86 I/O_UPDATE I Input/Output Update. Digital input (active high). A high on this pin transfers the contents of the input/output buffers to the corresponding internal registers. EPAD Exposed Pad. The EPAD must be soldered to ground. 1 I = input, O = output. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |