32F030F4P6 datasheet(70/93 Pages) STMICROELECTRONICS

70 / 93 page

Electrical characteristics

STM32F030x4/x6/x8/xC

70/93

DS9773 Rev 4

Figure 23. ADC accuracy characteristics

Figure 24. Typical connection diagram using the ADC

1. Refer to Table 50: ADC characteristics for the values of RAIN, RADC and CADC.

2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the

pad capacitance (roughly 7 pF). A high Cparasitic value will downgrade conversion accuracy. To remedy

this, fADC should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 13: Power supply

scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as

close as possible to the chip.

ET = total unajusted error: maximum deviation

between the actual and ideal transfer curves.

EO = offset error: maximum deviation

between the first actual transition and

the first ideal one.

EG = gain error: deviation between the last

ideal transition and the last actual one.

ED = differential linearity error: maximum

deviation between actual steps and the ideal ones.

EL = integral linearity error: maximum deviation

between any actual transition and the end point

correlation line.

(1) Example of an actual transfer curve

(2) The ideal transfer curve

(3) End point correlation line

4095

4094

4093

4093 4094 4095 4096

VDDA

VSSA

1 LSB IDEAL

(1)

(3)

(2)

MS19880V2

MS33900V1

VDDA

AINx

IL±1 μA

RAIN

(1)

Cparasitic

VAIN

RADC

12-bit

con ver ter

CADC

Sample and hold ADC

con ver ter

32F030F4P6 数据表(PDF) 70 Page - STMicroelectronics

32F030F4P6 数据表(HTML) 70 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载