数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

NUC505-YO2T 数据表(PDF) 118 Page - Nuvoton Technology Corporation

部件名 NUC505-YO2T
功能描述  ARM짰 Cortex짰-M4 32-bit Microcontroller
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUVOTON [Nuvoton Technology Corporation]
网页  http://www.nuvoton.com
标志 NUVOTON - Nuvoton Technology Corporation

NUC505-YO2T 数据表(HTML) 118 Page - Nuvoton Technology Corporation

Back Button NUC505-YO2T Datasheet HTML 114Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 115Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 116Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 117Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 118Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 119Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 120Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 121Page - Nuvoton Technology Corporation NUC505-YO2T Datasheet HTML 122Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 130 page
background image
NUC505
July. 26, 2018
Page 118 of 130
Rev.1.08
7.4.7
I
2C Dynamic Characteristics
Symbol
Parameter
Standard Mode[1][2]
Fast Mode[1][2]
Unit
Min.
Max.
Min.
Max.
tLOW
SCL low period
4.7
-
1.2
-
uS
tHIGH
SCL high period
4
-
0.6
-
uS
tSU; STA
Repeated
START
condition
setup time
4.7
-
1.2
-
uS
tHD; STA
START condition hold time
4
-
0.6
-
uS
tSU; STO
STOP condition setup time
4
-
0.6
-
uS
tBUF
Bus free time
4.7[3]
-
1.2[3]
-
uS
tSU;DAT
Data setup time
250
-
100
-
nS
tHD;DAT
Data hold time
0[4]
3.45[5]
0[4]
0.8[5]
uS
tr
SCL/SDA rise time
-
1000
20+0.1Cb
300
nS
tf
SCL/SDA fall time
-
300
-
300
nS
Cb
Capacitive load for each bus
line
-
400
-
400
pF
Notes:
1.
Guaranteed by design, not tested in production.
2.
HCLK must be higher than 2 MHz to achieve the maximum standard mode I
2C frequency. It must be
higher than 8 MHz to achieve the maximum fast mode I
2C frequency.
3.
I
2C controller must be retriggered immediately at slave mode after receiving STOP condition.
4.
The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge
the undefined region of the falling edge of SCL.
5.
The maximum hold time of the Start condition has only to be met if the interface does not stretch the
low period of SCL signal.
tBUF
STOP
SDA
SCL
START
tHD;STA
tLOW
tHD;DAT
tHIGH
tf
tSU;DAT
Repeated
START
tSU;STA
tSU;STO
STOP
tr
Figure 7.4-2 I
2C Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com