GD25Q80CSFG datasheet(22/67 Pages) GIGADEVICE

22 / 67 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25Q80C

7.11.

Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the

3-Byte address (A23-

0) and a “Continuous Read Mode” Byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, each

bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0,

IO1, IO2, IO3. The command sequence is shown in followed Figure 11. The first Byte addressed can be at any location.

The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable

bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with “Continuous Read Mode”

The Quad I/O Fast Read command can further reduce command overhead through setting the “Continuous Read

Mode” bits (M7-0) after the input 3-Byte address (A23-A0). If the “Continuous Read Mode” bits (M7-0) =AXH, then the next

Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The

command sequence is shown in followed Figure 12

. If the “Continuous Read Mode” bits (M7-0) are any value other than

AXH, the

next command requires the first EBH command code, thus returning to normal operation. A “Continuous Read

Mode” Reset command can be used to reset (M7-0) before issuing normal command.

Figure 11. Quad I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)

Figure 12. Quad I/O Fast Read Sequence Diagram (M7-0= AXH)

Command

EBH

CS#

SCLK

SI(IO0)

SO(IO1)

9 10 11 12 13 14 15

16 17 18 19 20 21 22 23

A23-16 A15-8 A7-0 M7-0

WP#(IO2)

HOLD#(IO3)

Dummy

Byte1 Byte2

CS#

SCLK

9 10 11 12 13 14 15

SI(IO0)

SO(IO1)

WP#(IO2)

HOLD#(IO3)

0 4

1 5

A23-16 A15-8 A7-0 M7-0

Dummy

Byte1 Byte2

GD25Q80CSFG 数据表(PDF) 22 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25Q80CSFG 数据表(HTML) 22 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载