| 数据搜索系统,热门电子元器件搜索 |
|
GD5F1GQ4REFJS 数据表(PDF) 20 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
|||||||||||||||||||||||||||||
GD5F1GQ4REFJS 数据表(HTML) 20 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
20 / 60 page ![]() SPI(x1/x2/x4) NAND Flash 1G 20 8.6 Read From Cache Dual IO (BBH) The Read from Cache Dual I/O command (BBH) is similar to the Read form Cache x2 command (3BH) but with the capability to input the 4 Dummy bits, followed by a 12-bit column address for the starting byte address and a dummy byte by SIO0 and SIO1, each bit being latched in during the rising edge of SCLK, then the cache contents are shifted out 2-bit per clock cycle from SIO0 and SIO1. The first address byte can be at any location. The address increments automatically to the next higher address after each byte of data shifted out until the boundary wrap bit.Figure8-5. Read From Cache Dual IO Sequence Diagram Command 0 1 2 3 4 5 6 7 BBH CS# SCLK SI(SIO0) SO(SIO1) 8 9 10 11 12 13 14 15 6 4 2 0 6 4 2 0 16 17 18 19 20 21 22 23 6 4 2 0 6 4 2 0 7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 A7-0 Dummy Byte1 CS# 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 SI(SIO0) SO(SIO1) 6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 SCLK 6 7 Byte2 Byte3 Byte4 Byte5 dummy<3:0>, A11-8 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |