| 数据搜索系统,热门电子元器件搜索 |
|
MT7697DN 数据表(PDF) 44 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MT7697DN 数据表(HTML) 44 Page - List of Unclassifed Manufacturers |
|
44 / 84 page ![]() MT7697D Internet-of-Things Wireless Connectivity © 2016 MediaTek Inc. Page 44 of 84 This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. ADC IP (Analog) AUXADC_MUX[3:0] ADC_EN 12 1/2/4/8/16/32/64 average Bus interface Memory hclk_ck MCU Interrupt 12 4-to-1 MUX ADC Digital averaging CLKOUT(2MS/s) REG_AVG_MODE[2:0] CLK(2MS/s) Figure 2-17. Auxiliary ADC Block Diagram 2MHz Clock Internal asyn. Clock ADC sampling ADC bit-cycling ADC sampling ADC bit-cycling 0.5 uS ADC sampling ADC bit-cycling Sample #3 Sample #4 Sample #5 DOUT #1 DOUT #2 DOUT #3 AUXADC_DOUT Figure 2-18. Auxiliary ADC Clock Timing Diagram Auxiliary ADC Features: Input channel number: 4 channels Sampling and output data rate: 2MS/s DNL without dithering and averaging: <±2LSB DNL with dithering and averaging: <±1LSB Dithering function: 16 levels with step size of 4LSB. 2.5.5 SPI Master Interface MT7697D features one SPI master controller. It is used as an extension interface to control the peripheral device on expansion port. The SPI master controller supports the clock rates of 0.25, 0.5, 1, |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |