AD9929BBCZ datasheet(43/64 Pages) AD

43 / 64 page

AD9929

Rev. A | Page 43 of 64

V1 TO V4 AND SUBCK OUTPUT POLARITIES

As shown in Figure 41, the XV1 to XV4 and XSUBCK are

output signals from the AD9929 timing generator, whereas the

V1 to V1 and SUBCK are output signals from the AD9929

vertical driver. The V1 to V4 and SUBCK polarities are not the

same as the internal XV1 to XV4 and XSUBCK polarities

configured by the AD9929 registers. Table 28 through Table 32

describe the output polarities for these signals versus their input

levels. These tables must be referred to when determining the

example of the V3 output.

Table 28. V1 Output Polarity

V-Driver Input

V1 Output

XV1

XVSG1

VH1

VM1

Table 29. V2 Output Polarity

V-Driver Input

V2 Output

XV2

VM2

Table 30. SUBCK Output Polarity

V-Driver Input

SUBCK Output

XSUBCK

VH2

TIMING

GENERATOR

XV1

XV2

XV3

XV4

XVSG1

XSUBCK

SUBCK

XVSG2

V-DRIVER

LOGIC

V-DRIVER

BUFFERS

V-DRIVER

Figure 41. Internal XV1 to XV4 and XSUBCK Signals

Table 31. V3 Output Polarity

V-Driver Input

V3 Output

XV3

XVSG2

VH1

VM1

Table 32. V4 Output Polarity

V-Driver Input

V4 Output

XV4

VM2

XVSG1

XVSG3

VH1

VM1

tPMH

tR2

tPHM

tF1

50%

10%

90%

10%

90%

50%

XV1

XV3

tPLM1

tR1

10%

90%

tPML1

tF2

10%

90%

Figure 42. V1 and V3 Transmission Delays and Rise Times

AD9929BBCZ 数据表(PDF) 43 Page - Analog Devices

AD9929BBCZ 数据表(HTML) 43 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载

链接网址

AD9929BBCZ 数据表(PDF) 43 Page - Analog Devices

AD9929BBCZ 数据表(HTML) 43 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表 下载

链接网址

数据表下载