数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9929BBCZ 数据表(PDF) 21 Page - Analog Devices

部件名 AD9929BBCZ
功能描述  CCD Signal Processor with Precision Timing Generator
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9929BBCZ 数据表(HTML) 21 Page - Analog Devices

Back Button AD9929BBCZ Datasheet HTML 17Page - Analog Devices AD9929BBCZ Datasheet HTML 18Page - Analog Devices AD9929BBCZ Datasheet HTML 19Page - Analog Devices AD9929BBCZ Datasheet HTML 20Page - Analog Devices AD9929BBCZ Datasheet HTML 21Page - Analog Devices AD9929BBCZ Datasheet HTML 22Page - Analog Devices AD9929BBCZ Datasheet HTML 23Page - Analog Devices AD9929BBCZ Datasheet HTML 24Page - Analog Devices AD9929BBCZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 64 page
background image
AD9929
Rev. A | Page 21 of 64
SDATA
SCK
SL
8 BIT ADDRESS
NUMBER OF 32 BIT
DATA WRITES (N)
DATA 1 [31:0]
DATA 2 [31:0]
DATA N [31:0]
DATA 1 [31:0]
NUMBER WRITES N [23:0]
ADDRESS [7:0]
DATA 2 [31:0]
DATA N [31:0]
1
1
12
NOTES
1. SL PULSES ARE IGNORED UNTIL THE LSB BIT OF THE LAST DATA N WORD IS CLOCKED IN.
2. VALID SL PULSE. SL MUST BE ASSERTED HIGH WHEN ALL SDI DATA TRANSMISSIONS HAVE BEEN FINISHED.
Figure 11. System and Mode Register Writes
VD
HD
CLI
OPERATION OF VD SYNCHRONOUS
TYPE REGISTER WRITES BEGIN AT
THE NEXT VD FALLING EDGE.
PROGRAMMING VD SYNCHRONOUS
TYPE REGISTERS MUST BE
COMPLETED AT LEAST 4 CLI
CYCLES BEFORE THE FALLING
EDGE OF VD
Figure 12. VD Synchronous Type Register Writes
VD Synchronous and Asynchronous Register Operation
There are two types of control registers, VD synchronous and
VD asynchronous, as indicated in the address column of
Table 8. Register writes to synchronous and asynchronous
registers operate differently, as described in the following
sections. All writes to system Mode_A and Mode_B registers
occur asynchronously.
Asynchronous Register Operation
For VD asynchronous register writes, SDATA data is stored
directly into the serial register at the rising edge of SL. As a
result, register operation begins immediately after the rising
edge of SL.
VD Synchronous Register Operation
For VD synchronous registers, SDATA data is temporarily
stored in a buffer register at the rising edge of SL. This data is
held in the buffer register until the next falling edge of VD is
applied. Once the next falling edge of VD occurs, the buffered
SDATA data is loaded into the serial register, at which time the
register operation begins. See Figure 12.
All control registers at the following addresses are VD synchro-
nous type registers: Addresses 0x0A, 0x0B, 0x0C, 0x0D, and
0x0E. Also see Table 8, the Control Register Address Map.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com