AD9929BBCZ datasheet(58/64 Pages) AD

58 / 64 page

AD9929

Rev. A | Page 58 of 64

APPLICATIONS WHERE THE CLI CLOCK FREQUENCY CHANGES DURING OPERATION

The AD9929 must be reset, as described in Figure 69, if the CLI

clock frequency is changed during operation. The DCLK1

output can become unstable if this reset sequence is not applied

after any changes in the CLI clock frequency.

DELAY*

(OUTPUT)

OUTPUTS

OUTCONT

(INTERNAL

SIGNAL)

DIG_STBY

(REGISTER)

SERIAL

WRITES

DCLK1I

HD, VD, H1, (SUBCK = VH2)

FAST

SLOW

(OUTPUT)

(V1, V2, V3, V4 = VL), H2, STROBE, MSHUT

REGION B

REGION A

REGION C

SERIAL PROGRAMMING STEPS MUST BE FOLLOWED WHEN THE CLI CLOCK FREQUENCY CHANGES

1. OUTCONT_REG = 0

2. DIG_STBY = 0

3. DIG_STBY = 1

4. OUTCONT_REG = 1

NOTES ABOUT REGIONS A, B, AND C

1DIGITAL OUTPUTS MAY BECOME INVALID IN REGION A

2DIGITAL OUTPUTS ARE OUTPUT AS SHOWN IN REGION B

3DCLK1 OUTPUT MAY BECOME INVALID IN REGION C

4APPLICATIONS SHOULD NOT USE OUTPUT SIGNALS IN REGION C

t1 = MINIMUM OF 2 CLI CLOCK CYCLES

*IT TAKES 4 CLI CLOCK CYCLES FROM WHEN OUTCONT GOES HIGH UNTIL VD, HD AND DIGITAL OUTPUT DATA IS VALID.

Figure 69. Reset Sequence That Must Be Applied when Changing the CLI Clock Frequency During Operation

AD9929BBCZ 数据表(PDF) 58 Page - Analog Devices

AD9929BBCZ 数据表(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载