数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA450A 数据表(PDF) 7 Page - STMicroelectronics

部件名 STA450A
功能描述  XMRADIO SDARS SERVICE LAYER & SOURCE DECODER
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA450A 数据表(HTML) 7 Page - STMicroelectronics

Back Button STA450A Datasheet HTML 3Page - STMicroelectronics STA450A Datasheet HTML 4Page - STMicroelectronics STA450A Datasheet HTML 5Page - STMicroelectronics STA450A Datasheet HTML 6Page - STMicroelectronics STA450A Datasheet HTML 7Page - STMicroelectronics STA450A Datasheet HTML 8Page - STMicroelectronics STA450A Datasheet HTML 9Page - STMicroelectronics STA450A Datasheet HTML 10Page - STMicroelectronics STA450A Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 66 page
background image
7/66
STA450A
Table 1. Suggested CDEC clock divider/output rate correspondence.
The 432ms frame is divided in slots of 448 bytes; the minimum number af slots in a 432ms frame is 50, corre-
sponding to a Tslot of 8.64ms. The transmission is on bursts, whose duration can go from 299us up to 1.199ms
(refer to table 1) according to the clock divider factor selected in the STA400A.
An overview of the connection between the STA400A and the STA450A is given in Figure 4.
Figure 4. STA400A/STA450A Connection.
The synchronization process is started after a PCFS pulse is received through a Fast Interrupt port (pin 39). In
the case the PC Bitstream is stopped or the clock line is perturbed, the PCFS signal is used to reset the firmware
State Machine in the PC Bitsteam Interface (STA450A); this mechanism guarantees the start of the resync pro-
cess from a stable state.
The PC Bitstream Interface receives the data and fills the Header and the PC buffers; the Header buffer contains
the Header byte 1, the Header byte 2 and the Service preamble, the PC buffer contains the Payload channels
data.
1.2 STA450A Clocks Generation System
The STA450A Clocks generation System is shown in Figure 5: the 23.92MHz reference signal is entered in the
pin CLK_IN and is used to generate an internal system clock, with a System PLL, and an internal PCM clock,
with an Audio Fractional PLL .
A clock is made available at the output through the pin CLK_OUT.
MCLK (Hz)
Divider
F Out (Hz)
T Out (sec)
T Burst (sec)
23920000
2
11960000
8.361E-08
2.997E-04
4
5980000
1.672E-07
5.993E-04
6
3986667
2.508E-07
8.990E-04
8
2990000
3.344E-07
1.199E-03
CDEC
PCSD - DATA LINE
PCDC - CLOCK LINE
PCFS
TX/RX
SCLK
FAST IT
HEADER
BUFFER
PC
BUFFER
SERVICE
LAYER
DSP
DECRYPT
BUFFER
AUDIO
BUFFER
DATA
BUFFER
FAST IT
MFP -PLL SYNC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com