VCBU68WMCE30 datasheet(72/208 Pages) TI1

72 / 208 page

TMS320DM368

SPRS668C

– APRIL 2010 – REVISED JUNE 2011

www.ti.com

5.2

Recommended Operating Conditions

NAME

DESCRIPTION

MIN

NOM

MAX

UNIT

CVDD

Core Supply Voltage

432-MHz devices

1.28

1.35

1.42

PRTCSS Oscillator and

VDD12_PRTCSS

432-MHz devices

1.28

1.35

1.42

PRTCSS Core Supply Voltage

VDDA12_DAC

1.2-V DAC Supply Voltage

432-MHz devices

1.28

1.35

1.42

VPP

(1)

VPP Supply Voltage

432-MHz devices

1.28

1.35

1.42

VDDS18

1.8-V Supply Voltage

VDD18_PRTCSS

1.8-V PWR CTRL Supply Voltage

VDDMXI

1.8-V System Oscillator Supply Voltage

VDD18_DDR

1.8-V DDR2 Supply Voltage

VDDA18_PLL

1.8-V PLL Supply Voltage

1.71

1.8

1.89

VDDA18_USB

1.8-V USB Supply Voltage

VDDA18_VC

1.8-V Voice CODEC Supply Voltage

VDDA18_USB

1.8-V USB Supply Voltage

Supply

Voltage

VDDA18_ADC

1.8-V ADC Supply Voltage

VDDA18_DAC

1.8-V DAC Supply Voltage

VDD_AEMIF1_18_33

1.8/3.3-V switchable EMIF1 Supply Voltage

VDD_AEMIF2_18_33

1.8/3.3-V switchable EMIF2 Supply Voltage

1.71/3.14

1.8/3.3

1.89/3.46

VDD_ISIF18_33

1.8/3.3-V switchable ISIF Supply Voltage

VDDS33

3.3-V Supply Voltage

VDDA33_USB

3.3-V USB Supply Voltage

3.14

3.3

3.46

VDDA33_VC

3.3-V Voice CODEC Supply Voltage

VSS

Core, USB Digital ground

VSS_MX1

OSC (MX1) ground(2)

VSS_32K

OSC (32K) ground(2)

VSSA

PLL ground(3)

VSSA18_USB

USB ground

Supply

VSSA33_USB

3.3-V USB ground

Ground

VSSA33_VC

3.3-V Voice CODEC ground

VSSA18_VC

1.8-V Voice CODEC ground

VSSA_ADC

ADC ground

VSSA18_DAC

1.8-V DAC ground

VSSA12_DAC

1.2-V DAC ground

High-level input voltage(4), excludes switchable I/O

(3.3V I/O)

Voltage Input

VIH

High

High-level input voltage, non-DDR2 I/O, excludes switchable I/O

0.7VDDS18

(1.8V I/O)

(1)

For proper device operation, this pin must always be connected to CVDD.

(2)

Oscillator ground must be kept separate from other grounds and connected directly to the crystal load capacitor ground (see

Section 6.6.1).

(3)

For proper device operation, keep this pin separate from digital ground.

(4)

These I/O specifications apply to regular 3.3 V I/Os and do not apply to DDR2/mDDR, USB I/Os. DDR2/mDDR I/Os are 1.8 V I/Os and

adhere to JESD79-2A standard, USB I/Os adhere to USB2.0 spec.

Device Operating Conditions

Submit Documentation Feedback

Product Folder Link(s): TMS320DM368

VCBU68WMCE30 数据表(PDF) 72 Page - Texas Instruments

VCBU68WMCE30 数据表(HTML) 72 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

VCBU68WMCE30 数据表(PDF) 72 Page - Texas Instruments

VCBU68WMCE30 数据表(HTML) 72 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载