 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
CS7666 数据表(PDF) 4 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS7666 数据表(HTML) 4 Page - Cirrus Logic |
|
|
4 / 42 page  CS7666 4 DS302PP1 CONTROL PORT CHARACTERISTICS (TA = 25 °C; VDD = 5 V; Input Levels: logic 0 = 0 V, logic 1 = VDD.) Parameter Symbol Min Max Unit SCL Clock Frequency fSCL -400 kHz Bus Free Time Between Transmissions tbuf 1.3 - µs Start Condition Hold Time thdst 0.6 - µs Clock Pulse Width High Low thigh tlow 0.6 1.3 - - µs µs Setup Time for Repeat Start Condition tsust 0.6 - µs SDAIN Hold Time from SCL Falling thdd 0- µs SDAIN Setup Time from SCL Rising tsud 0.1 - µs SDAIN and SCL Rise Time tr -1.0 µs SDAIN and SCL Fall Time tf -0.3 µs Setup Time for Stop Condition tsusp 0.6 - µs CLKIN2X CLKIN Mosaic Input Data DI[9:0] tH2 tS2 t H1 tS1 CLKOUT Output Data DOA[9:0] DOB[9:0] tPD tOH Input Timing Diagram Output Timing Diagram t buf t hdst t hdst t low t r t f t hdd t high t sud t sust t susp Stop Start Start Stop Repeated SD A SC L I2C Timing Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
