OPA202IDBVT datasheet(30/47 Pages) TI1

30 / 47 page

Use a low-

ESR,ceramic bypass

capacitor

Place components

close to device and to

each other to reduce

parasitic errors

Use ground pours for

shielding the input

signal pairs

±IN

V+

+IN

OUT

V±

GND

-V

Place bypass

capacitors as close to

device as possible

(avoid use of vias)

IN±

IN+

OUT

±IN

V+

+IN

OUT

V±

-V

OUT

IN±

IN+

OPA202, OPA2202, OPA4202

SBOS812E – OCTOBER 2017 – REVISED FEBRUARY 2020

www.ti.com

Product Folder Links: OPA202 OPA2202 OPA4202

Submit Documentation Feedback

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

•

Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp

itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power

sources local to the analog circuitry.

–

Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as

close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-

supply applications.

•

Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective

methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground

planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically

separate digital and analog grounds paying attention to the flow of the ground current. For more detailed

information, see The PCB is a component of op amp design.

•

To reduce parasitic coupling, run the input traces as far away as possible from the supply or output

traces. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better

as opposed to in parallel with the noisy trace.

•

Place the external components as close as possible to the device. As shown in Figure 49, keeping RF

and RG close to the inverting input minimizes parasitic capacitance.

•

Keep the length of input traces as short as possible. Always remember that the input traces are the most

sensitive part of the circuit.

•

Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly

reduce leakage currents from nearby traces that are at different potentials.

•

For best performance, TI recommends cleaning the PCB following board assembly.

•

Any precision integrated circuit may experience performance shifts due to moisture ingress into the

plastic package. Following any aqueous PCB cleaning process, TI recommends baking the PCB

assembly to remove moisture introduced into the device packaging during the cleaning process. A low

temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.2 Layout Example

Figure 49. Operational Amplifier Board Layout for Difference Amplifier Configuration

OPA202IDBVT 数据表(PDF) 30 Page - Texas Instruments

OPA202IDBVT 数据表(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

数据表下载