数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32MP151AAB3 数据表(PDF) 187 Page - STMicroelectronics

部件名 STM32MP151AAB3
功能描述  Arm® Cortex®-A7 800 MHz Cortex®-M4 MPU, TFT, 35 comm. interfaces, 25 timers, adv. analog
PDF  253 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32MP151AAB3 数据表(HTML) 187 Page - STMicroelectronics

Back Button STM32MP151AAB3 Datasheet HTML 183Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 184Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 185Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 186Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 187Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 188Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 189Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 190Page - STMicroelectronics STM32MP151AAB3 Datasheet HTML 191Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 187 / 253 page
background image
DS12500 Rev 3
187/253
STM32MP151A/D
Electrical characteristics
232
6.3.20
QUADSPI interface characteristics
Unless otherwise specified, the parameters given in Table 71 and Table 72 for QUADSPI
are derived from tests performed under the ambient temperature, Faxiss_ck frequency and
VDD supply voltage conditions summarized in Table 13: General operating conditions, with
the following configuration:
Output speed is set to OSPEEDRy[1:0] = 11
Measurement points are done at CMOS levels: 0.5×VDD
I/O compensation cell enabled
HSLV activated when VDD ≤ 2.7 V
Refer to Section 6.3.17: I/O port characteristics for more details on the input/output alternate
function characteristics.
Table 70. Switching characteristics for NAND Flash write cycles(1)
Symbol
Parameter
Min
Max
Unit
tw(NWE)
FMC_NWE low width
4Tfmc_ker_ck-1
4Tfmc_ker_ck+1
ns
tv(NWE-D)
FMC_NWE low to FMC_D[15-0] valid
0
-
th(NWE-D)
FMC_NWE high to FMC_D[15-0] invalid
3Tfmc_ker_ck
-
td(D-NWE)
FMC_D[15-0] valid before FMC_NWE high
4Tfmc_ker_ck-3
-
td(ALE-NWE)
FMC_ALE valid before FMC_NWE low
-
2Tfmc_ker_ck+1
th(NWE-ALE)
FMC_NWE high to FMC_ALE invalid
3Tfmc_ker_ck+0.5
-
1. Guaranteed by characterization results.
Table 71. QUADSPI characteristics in SDR mode
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Fck1/t(CLK)
QUADSPI clock frequency
2.7 V ≤ VDD < 3.6 V
CL = 20 pF
-
-
166
MHz
1.71 V < VDD <3.6 V
CL = 15 pF
--
90
tw(CLKH)
QUADSPI clock high and low
time
-
t(CLK)/2 - 0.5
-
t(CLK)/2 + 0.5
ns
tw(CLKL)
t(CLK)/2 - 0.5
-
t(CLK)/2 + 0.5
ts(IN)
Data input setup time
-
1.25
-
-
th(IN)
Data input hold time
-
2.75
-
-
tv(OUT)
Data output valid time
-
-
1
1.5
th(OUT)
Data output hold time
-
0
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com