| 数据搜索系统,热门电子元器件搜索 |
|
ST7DALI 数据表(PDF) 73 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7DALI 数据表(HTML) 73 Page - STMicroelectronics |
|
73 / 141 page ![]() ST7DALI 73/141 DALI COMMUNICATION MODULE (Cont’d) 11.4.6 Special Functions 11.4.6.1 Forced Transmission (Test mode) The DCM must receive a "forward frame" before sending back a "backward frame". But it is possi- ble to force the DCM into Transmit state by setting the FTS bit in the DCMCR register. The DCMBD register will be shifted out in DALI format, the Most Significant Bit-first. Preferably before forcing the DCM into Transmit state, the user should reset/set the DCME bit in the DCMCR register. An interrupt flag will be generated after a forced transmission (the ITF bit in the DCMCSR register). Procedure: – Reset the DCME bit in the DCMCR register. – Write the backward value in the DCMBD reg- ister. – Set both the DCME and the FTS bits in the DCMCR register. – When an interrupt is generated (end of trans- mission, the ITF bit is set in the DCMCSR reg- ister), set the RTA bit in the DCMCR register to re-start a transmission. – To return to normal DALI communications, re- set/set the DCME bit and reset the FTS bit in the DCMCR register. 11.4.6.2 Normal Transmission After the "forward frame" reception, the software must write the backward data byte to the DCMBD register and set both the RTS and RTA bits in the DCMCR register to start the transmission. It is not possible to send a backward frame just af- ter having sent a backward frame (see DALI standard protocol). 11.4.6.3 DCM Enable The user can enable or disable the DCM by writing the DCME bit in the DCMCR register. This bit is also used to reset the entire internal finite state machine. 11.4.7 DALI Interface Failure If the DALI input signal is set to low level for a 2-bit period (1.66 ms), then the DCM generates an er- ror flag by setting the EF bit in the DCMCSR regis- ter. This bit can be cleared by reading the DCMC- SR register. The interface failure is detected if the DCM is in Receive state only. 11.4.8 Low Power Modes 11.4.9 Interrupts Mode Description WAIT No effect on DCM HALT DCM registers are frozen ACTIVE HALT No effect on DCM Interrupt Event Event Flag Enable Control Bit Exit from Wait Exit from Halt EOT ITF ITE Yes No 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |