数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADAV801ASTZ 数据表(PDF) 6 Page - Analog Devices

部件名 ADAV801ASTZ
功能描述  Audio Codec for Recordable DVD
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAV801ASTZ 数据表(HTML) 6 Page - Analog Devices

Back Button ADAV801ASTZ Datasheet HTML 2Page - Analog Devices ADAV801ASTZ Datasheet HTML 3Page - Analog Devices ADAV801ASTZ Datasheet HTML 4Page - Analog Devices ADAV801ASTZ Datasheet HTML 5Page - Analog Devices ADAV801ASTZ Datasheet HTML 6Page - Analog Devices ADAV801ASTZ Datasheet HTML 7Page - Analog Devices ADAV801ASTZ Datasheet HTML 8Page - Analog Devices ADAV801ASTZ Datasheet HTML 9Page - Analog Devices ADAV801ASTZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 56 page
background image
ADAV801
Rev. 0 | Page 6 of 56
Parameter
Min
Typ
Max
Unit
Comments
Operating Current
All supplies at 3.3 V
Analog Current
60
mA
Digital Current
38
mA
Digital Interface Current
13
mA
DIRIN/DIROUT Current
5
mA
PLL Current
18
mA
Power-Down Current
RESET low, no MCLK
Analog Current
18
mA
Digital Current
2.5
mA
Digital Interface Current
700
µA
DIRIN/DIROUT Current
3.5
mA
PLL Current
900
µA
Power Supply Rejection
Signal at Analog Supply Pins
−70
dB
1 kHz, 300 mV p-p
−70
dB
20 kHz, 300 mV p-p
1 Guaranteed by design.
TIMING SPECIFICATIONS
Timing specifications are guaranteed over the full temperature and supply range.
Table 3.
Parameter
Min
Typ
Max
Unit
Comments
MASTER CLOCK AND RESET
fMCLK
MCLKI Frequency
12.288
54
MHz
fXIN
XIN Frequency
27.0
54
MHz
tRESET
RESET Low
20
ns
SPI PORT
tCCH
CCLK High
40
ns
tCCL
CCLK Low
40
ns
tCIS
CIN Setup
10
ns
To CCLK rising edge
tCIH
CIN Hold
10
ns
From CCLK rising edge
tCLS
CLATCH Setup
10
ns
To CCLK rising edge
tCLH
CLATCH Hold
10
ns
From CCLK rising edge
tCOE
COUT Enable
15
ns
From CLATCH falling edge
tCOD
COUT Delay
20
ns
From CCLK falling edge
tCOTS
COUT Three-State
25
ns
From CLATCH rising edge
SERIAL PORTS1
Slave Mode
tSBH
xBCLK High
40
ns
tSBL
xBCLK Low
40
ns
fSBF
xBCLK Frequency
64 × fS
tSLS
xLRCLK Setup
10
ns
To xBCLK rising edge
tSLH
xLRCLK Hold
10
ns
From xBCLK rising edge
tSDS
xSDATA Setup
10
ns
To xBCLK rising edge
tSDH
xSDATA Hold
10
ns
From xBCLK rising edge
tSDD
xSDATA Delay
10
ns
From xBCLK falling edge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com