数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PI3DPX1202A 数据表(PDF) 23 Page - Diodes Incorporated

部件名 PI3DPX1202A
功能描述  Low power DisplayPort 1.2 Redriver with DDC/AUX CH Switch
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DIODES [Diodes Incorporated]
网页  http://www.diodes.com
标志 DIODES - Diodes Incorporated

PI3DPX1202A 数据表(HTML) 23 Page - Diodes Incorporated

Back Button PI3DPX1202A Datasheet HTML 19Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 20Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 21Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 22Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 23Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 24Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 25Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 26Page - Diodes Incorporated PI3DPX1202A Datasheet HTML 27Page - Diodes Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 51 page
background image
PI3DPX1202A
A product Line of
Diodes Incorporated
23 of 51
www.diodes.com
September 2017
© Diodes Incorporated
PI3DPX1202A
Document number: DS40115 Rev.2-1
4.5
DPCD Aux Registers
DPCD Aux Register Definitions
SMBus
Registers
AUX
Registers
Description
Default
value
DP Ac-
cess
0x02
Link initialization
field
AUX operation :
00100h
LINK_BW_SET : Main Link Bandwidth Setting=Value x 0.27Gbps per
lane
Bits 7:0 = LINK_BW_SET
For DisplayPort version 1, revision 1a, only three values are supported.
All other values are reserved.
06h = 1.62 Gbps per lane
0Ah = 2.7 Gbps per lane
14h = 5.4 Gbps per lane
The Source may choose any of the three link bandwidths as long as it
does not exceed the capability of DisplayPort receiver as indicated in the
receiver capability field.
14h
R/W
0x03
Link initialization
field
AUX operation :
00101h
LANE_COUNT_SET : Main Link Lane Count = Value
Bits 4:0 = LANE_COUNT_SET
For DisplayPort version 1 revision 1a, only the following three values are
supported. All other values are reserved.
1h = One lane
2h = Two lanes
4h = Four lanes
For one-lane configuration, Lane0 is used. For 2-lane configuration,
Lane0 and Lane1 are used. The source may choose any lane count as long
as it does not exceed the capability of the DisplayPort receiver as indi-
cated in the receiver capability field.
For DPCD Ver.1.0:
Bits 7:5 = RESERVED. Read all 0’s.
For DPCD Ver.1.1:
Bits 6:5 = RESERVED. Read all 0’s.
Bit 7 = ENHANCED_FRAME_EN
0 = Enhanced Framing symbol sequence is not enabled.
1 = Enhanced Framing symbol sequence for BS, SR, CPBS, and CPSR is
enabled. Applicable to SST mode only. A uPacket TX must set this bit to
1 when the uPacket RX has the ENHANCED_FRAME_CAP bit (Bit 7 of
DPCD 00002h) set to 1 (with the exception of eDP
operation).
04h
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com