IS25LP064A-RGLA3 datasheet(37/99 Pages) ISSI

37 / 99 page

IS25LP064A/032A

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

11/06/2015

FAST READ QUAD I/O QPI OPERATION (FRQIO QPI, EBh)

The FRQIO QPI instruction is used to read memory data at up to a 133MHz clock.

The FRQIO QPI instruction utilizes all four IO lines to input the instruction code so that only two clocks are

required, while the FRQIO instruction requires that the byte-long instruction code is shifted into the device only

via IO0 line in eight clocks. As a result, 6 command cycles will be reduced by the FRQIO QPI instruction. In

addition, subsequent address and data out are shifted in/out via all four IO lines like the FRQIO instruction. In

fact, except for the command cycle, the FRQIO QPI operation is exactly same as the FRQIO.

The device supports the AX read operation by applying mode bits during dummy period. Mode bits consist of 8

bits, such as M7 to M0. Two cycles after address input are reserved for Mode bits in FRQIO execution. M7 to

M4 are important for enabling this mode.

M3 to M0 become don’t care for future use. When M[7:4]=1010(Ah), it

enables the AX read operation and subsequent FRQIO execution skips command code. It saves cycles as

described in Figure 8.9. When the code is different from AXh (

where X is don’t care), the device exits the AX

read operation. After finishing the read operation, device becomes ready to receive a new command. SPI or QPI

mode configuration retains the prior setting. Mode bit must be applied during dummy cycles. Number of dummy

cycles in Table 6.10 includes number of mode bit cycles. If dummy cycles are configured as 6 cycles, data

output will start right after mode bits and 4 additional dummy cycles are applied.

If the FRQIO QPI instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the

instruction is ignored and will not have any effects on the current cycle.

Figure 8.10 Fast Read Quad I/O QPI Sequence

EBh

CE#

SCK

IO[3:0]

6 Dummy Cycles

3-byte Address

...

Mode 3

Mode 0

23:20

7:4

3:0

7:4

3:0

Data 1

Data 2

19:16 15:12 11:8

7:4

3:0

...

Instruction

Mode Bits

7:4

3:0

...

Note: Number of dummy cycles depends on Read Parameter setting. Detailed information in Table 6.10 Read

Dummy Cycles.

IS25LP064A-RGLA3 数据表(PDF) 37 Page - Integrated Silicon Solution, Inc

IS25LP064A-RGLA3 数据表(HTML) 37 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

数据表下载