• Sensitive traces, such as the connections to the NR/SS, VO, and FB pins need to be connected with short

traces and be routed away from any noise source, such as the SW pin.

• Connect the PSNS pin directly to the system GND plane with a via.

filter

• Place the FB resistors, R1 and R2, close to the FB pin and route the VOUT connection from R1 to the load as

• The recommended layout is implemented on the EVM and shown in its User's Guide, TPS6291xEVM-077

User's Guide, as well as in Figure 10-2.

10.2 Layout Example

L

1

VIN

GND

VOUT

GND

R4

R1

R2

C

NR/SS

C

OUT

C

IN

C1

FB

NR/SS

PSNS

S-CONF

Figure 10-1. Recommended Layout for Single L-C Filter

L

1

VIN

GND

VOUT

GND

VOUT_FILT

R4

R1

R2

C

NR/SS

L

f

C

f

C

OUT

C

IN

C1

FB

NR/SS

PSNS

S-CONF

Figure 10-2. Recommended Layout for Design with Second L-C Filter

TPS62912, TPS62913

SLVSFP4 – AUGUST 2020

www.ti.com

28

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: TPS62912 TPS62913