IIS2MDC datasheet(22/40 Pages) STMICROELECTRONICS

22 / 40 page

Digital interfaces

IIS2MDC

22/40

DocID030986 Rev 1

Digital interfaces

The registers embedded inside the IIS2MDC may be accessed through both the I2C and

3-wire SPI serial interfaces.

The serial interfaces are mapped onto the same pads. To select/exploit the I2C interface, the

CS line must be tied high (i.e. connected to Vdd_IO).

6.1

I2C serial interface

The IIS2MDC I2C is a bus slave. The I2C is employed to write data into registers whose

content can also be read back.

The relevant I2C terminology is given in the table below.

There are two signals associated with the I2C bus: the serial clock line (SCL) and the serial

data line (SDA). The latter is a bidirectional line used for sending and receiving the data

to/from the interface. Both the lines must be connected to Vdd_IO through an external pull-

up resistor. When the bus is free, both the lines are high.

The I2C interface is compliant with standard mode (100 kHz), fast mode (400 kHz), fast

mode plus (1 MHz) and high speed mode (3.4 MHz).

Table 15. Serial interface pin description

Pin name

Pin description

SPI enable

I2C/SPI mode selection (1: SPI idle mode / I2C communication

enabled; 0: SPI communication mode / I2C disabled)

SCL

SPC

I2C serial clock (SCL)

SPI serial port clock (SPC)

SDA

SDI

SDO

I2C serial data (SDA)

SPI serial data input (SDI)

3-wire SPI interface serial data output (SDO)

Table 16. I2C terminology

Term

Description

Transmitter

The device which sends data to the bus

Receiver

The device which receives data from the bus

Master

The device which initiates a transfer, generates clock signals and terminates a

transfer

Slave

The device addressed by the master

IIS2MDC 数据表(PDF) 22 Page - STMicroelectronics

IIS2MDC 数据表(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载