数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MAS3549F 数据表(PDF) 33 Page - Micronas

部件名 MAS3549F
功能描述  MAS 35x9F MPEG Layer 2/3, AAC Audio Decoder, G.729 Annex A Codec
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICRONAS [Micronas]
网页  http://www.micronas.com
标志 MICRONAS - Micronas

MAS3549F 数据表(HTML) 33 Page - Micronas

Back Button MAS3549F Datasheet HTML 29Page - Micronas MAS3549F Datasheet HTML 30Page - Micronas MAS3549F Datasheet HTML 31Page - Micronas MAS3549F Datasheet HTML 32Page - Micronas MAS3549F Datasheet HTML 33Page - Micronas MAS3549F Datasheet HTML 34Page - Micronas MAS3549F Datasheet HTML 35Page - Micronas MAS3549F Datasheet HTML 36Page - Micronas MAS3549F Datasheet HTML 37Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 92 page
background image
DATA SHEET
MAS 35x9F
Micronas
June 30, 2004; 6251-505-1DS
33
Table 3–9: D0 control memory cells
Memory
Address
(hex)
Function
Name
D0:346
Main I/O Control (reset = 8025
hex)
MPEG
IOControlMain is used for selecting/deselecting the appropriate data input
interface and for setting up the serial data output interface. In serial input
mode the coded audio data (Layer 2, Layer 3, AAC) is expected at the serial
input interface SDIB (default). In the 8-bit-parallel input mode the PIO pins
PI[19:12] are used.
bit[15]
MP3 block input selection
0: MP3 block input mode OFF
1: MP3 block input mode ON
bit[14]
Invert serial output clock (SOC)
0 (reset)
do not invert SOC
1invert SOC
bit[13:12]
Reserved, must be set to zero
bit[11]
Serial data output delay
0 (reset)
no additional delay (reset)
1
additional delay of data related to word strobe
bit[10]
Reserved, must be set to zero
bit[9:8]
Input Select Main
00 (reset)
serial input at interface B
01
parallel input at PIO pins PI[19...12]
10
reserved for future use
11
reserved for future use
bit[7:6]
Reserved, must be set to zero
bit[5]
SDO Word Strobe Invert
0
do not invert
1 (reset)
invert outgoing word strobe signal
bit[4]
Bits per Sample at SDO
0 (reset)
32 bits/sample
1
16 bits/sample
bit[3]
Reserved, must be set to zero
bit[2]
Serial data input interface B clock invert (pin SIBC)
0
not inverted (data latched at rising clock edge)
1 (reset)
incoming clock signal is inverted (data latched at
falling clock edge)
bit[1]
0 (reset)
DEMAND MODE (PLL off, MAS 35x9F is clock
master)
1
BROADCAST MODE (PLL on, clock of MAS 35x9F
locks on data stream)
bit[0]
Validate
no forced evaluation of control memory cells
0 (reset)
1
changes in control memory will become effective
Bit[0] is reset after the DSP has recognized the changes. The controller
should set this bit after the other D0 control memory cells have been initialized
with the desired values.
IOControlMain



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com